

© COPYRIGHT BY ELETTRONICA VENETA SPA

# CONTENTS

Lesson B13: NPN and PNP TRANSISTORS	page 1	1
Lesson B14: JFET and MOSFET FIELD-EFFECT TRANSISTORS	page 11	ł
Lesson B15: OPTOELECTRONIC COMPONENTS	page 25	;
Lesson B16: TEMPERATURE TRANSDUCERS	page 33	}
	page 38	}
Lesson B18: TRANSISTOR BIASING	page 51	ł
Lesson B19: OPERATING POINT STABILIZATION	page 62	2
APPENDIX A: SYMBOLS USED	page 75	;
APPENDIX B: DATA SHEETS	page 77	,



Keep this handbook at hand for any further help.

After the packaging has been removed, set all accessories in order so that they are not lost and check the equipment integrity. In particular, check that it shows no visible damage.

Before connecting the equipment to the +/- 12V power supply, be sure that the rating corresponds to the one of the power mains.

This equipment must be employed only for the use it has been conceived, i.e. as educational equipment, and must be used under the direct supervision of expert personnel.

Any other use is not proper and therefore dangerous. The manufacturer cannot be held responsible for eventual damages due to inappropriate, wrong or unreasonable use.

## LESSON B13: NPN and PNP TRANSISTORS

## **OBJECTIVES**

- To identify PNP and NPN transistors
- To measure the interjunction resistances
- To use an ohmmeter to identify the three terminals: Base, Emitter, Collector
- To check the relationships between the main dc parameters
- To measure the collector current variation with base current
- To calculate the amplification factors  $\alpha$  and  $\beta$

## **EQUIPMENT REQUIRED**

- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod.MU/EV), Individual control unit mod. SIS1/SIS2/SIS3 (optional)
- The module may work in a stand-alone mode, the faults are inserted via the on-board DIP switches: When using the external management units, the 4 left DIP switches must be in the "ON" position, and the 4 right DIP switches must be in the "OFF" position.
- experiment module mod.MCM4/EV
- multimeter

## B13.1 BASIC THEORY PNP and NPN structures

The models of transistors PNP and NPN are shown in figure B13.1. The central region is called the "Base" while the outer regions are known as the "Emitter" and "Collector".





fig. B13.1

The operation is based on the ability to control the current between the Collector and Emitter by a small current into the base B. This is obtained by a forward bias on the base-emitter and a reverse bias on the base-collector. With no bias voltages, the potential barriers are as shown in the figures.



## **PNP** transistor operation

In normal operation, the base-emitter diode  $D_2$  is forward biased (positive on the emitter and negative on the base). The collector-base diode  $D_1$ , though is reverse biased with the collector at a negative potential with respect to the base (figure B13.3a).

With the base-collector circuit open (figure B13.3b), as the diode  $D_2$  is forward biased, its potential barrier decreases. This allows the positive carriers to move from the emitter to the base.

Now, consider a situation in which the collector-base circuit is closed and the base-emitter is open (figure B13.3c). The reverse biasing makes the potential barrier of the collector-base diode increase. So, only a small current flows from the base to the collector.

Now, suppose both the base-emitter and the collector-base circuits to be simultaneously closed (figure B13.3d). The base thickness is very thin compared to the average distance moved by the positive holes coming from the emitter, so a considerable number of these carriers can cross over and reach the collector-base junction. Here they will be attracted by the collector negative potential, so producing an emitter-collector current.

For NPN transistors (figure B13.4), a similar explanation and operation applies, but the voltages and currents are reversed compared to an NPN.






Fig. B13.4

The PNP and NPN structures are the two types of bipolar transistors or "BJT" (Bipolar Junction Transistor).

Their symbols are as shown.




The arrow shows the direction of conventional current for the emitter. Figure B13.6 shows the correct biasing for a BJT.



In the case of DC, the variables that determine the operation of a transistor are (figure B13.7):

- 1. the three currents through the transistor  $(I_B, I_C, I_E)$
- 2. the three voltages present across the terminals ( $V_{BE}$ ,  $V_{CE}$ ,  $V_{CB}$ )
- 3. the two current amplification coefficients  $(\alpha, \beta)$



## **Basic equations**

Taking the conventional current direction as that of positive carriers, the following equations apply:

$$I_E = I_C + I_B$$
B13.1

$$I_C = \alpha \cdot I_E + I_{CBO}$$
B13.2

where:

• the coefficient  $\alpha$  is between 0.9 and 0.999

- $\alpha \cdot I_E$  indicates the fraction of the emitter current reaching the collector (and  $\alpha$  is almost equal to 1.0)
- I<sub>CBO</sub>, in the order of nA, is the (reverse) current in the reverse biased base-collector junction. It is measured with the emitter terminal open

The following equation is obtained by substituting  $I_E$  from B13.1, into B13.2:

$$I_C = \beta I_B + I_{CEO}$$
B13.3

where:

$$\beta = \alpha/(1-\alpha)$$
 B13.4

$$I_{CEO} = (\beta + 1) \cdot I_{CBO}$$
B13.5

From B13.4, using typical values of  $\alpha$  you obtain the values of  $\beta$  ranging between 10 and 100. From these equations, you can note that a small current, I<sub>B</sub> in the base corresponds to a high current I<sub>C</sub>, in the collector. This indicates that the transistor is a current amplifier. For the voltages we have :

$$V_{CE} = V_{BE} + V_{CB}$$
B13.6

#### Static gain of the transistor


The following equation for  $\beta$  can be obtained from equations B13.3 and B13.5:

$$\beta = \frac{I_C - I_{CBO}}{I_B + I_{CBO}}$$
B13.7


Ignoring the small contribution of  $I_{CBO}$  in the numerator and denominator of B13.7, the static current gain  $h_{FE}$  - the most important parameter of the BJT can be found :

## **Characteristic curves**

The last equations can be plotted on a graph, to give the characteristic curves shown in figure B13.8.







output characteristic of NPN, common emitter transistor

## **B13.2 EXERCISES**

Э мсм4	Disconnect all jumpers
<b>c</b> on-board SIS1	Turn all switches <i>OFF</i>
⇒ sis2	Insert lesson code: B13

Voltage and current measurements will be required on some circuits. If only a single multimeter is available, this will be used sometimes as a voltmeter or at other times as ammeter. When used as a voltmeter, remember to short-circuit the points of the circuit where the ammeter would be inserted.

## PNP or NPN identification

You may need to check the polarity of your ohm-meter: the output lines are sometimes reversed from their normal polarity when used to measure resistance.

- determine which pins correspond to the Base, Emitter and Collector of transistors T2 and T3
- set the ohmmeter to the lowest range. Measure the junction resistance between base-emitter, base-collector and collector-emitter in both directions. Compare the measured values with those in the next table:

	R <sub>BC</sub>		R <sub>BE</sub>		R <sub>CE</sub>	
	® c			⊥® ⊤e	≎C T₀E	
$T_2$	low	x	low	œ	8	∞
T <sub>3</sub>	œ	low	œ	low	œ	œ
fig. B13.9						

- With the obtained resistance values, check that the transistor T2 is an NPN and that the transistor T3 is a PNP
- **Q1** *What is a simple representation of a transistor ?*

## SET

## $A \quad B$


- 1 2 as two diodes in series, but in opposite directions, with base mid-point
- 2 4 as two diodes in parallel
- 3 1 as a normal diode and a Zener diode in series
- 4 5 with two diodes mounted in antiparallel
- 5 3 none of the above

Note that the pins of a transistor can be identified with this method.

Note also that the actual resistances can vary quite widely, even for BJTs from the same batch.

## Experimental determination of the current relationships

• Set the variable power supply Vcc (Sez. (S5)) to +12V. Connect jumpers J2, J8, J6; insert the ammeters to produce the circuit of figure B13.10.



- measure the collector current  $I_C$  for the base current values  $I_B$  in the next table.

I <sub>B</sub> (μA)	10	30	50	70	90
I <sub>C</sub> (mA)					
h <sub>FE</sub>					

• Plot the curve  $I_C = f(I_B)$ .  $I_B$  is the horizontal axis. The curve  $I_C = f(I_B)$  is partly linear. Its slope gives the value of the static current gain, represented by

 $h_{FE} = I_C / I_B$ 

- calculate the current gain  $h_{FE}$  for each pair of values in the last table
- **Q2** *What range does*  $h_{FE}$  *lie in?* SET A В 1 6 1 - 10 2 1 10 - 20 3 5 20 - 40 4 3 100 - 400
  - 4 5 100 400
  - 5 4 500 1000
  - 6 2 1000 2000

#### Lesson B13 : NPN and PNP TRANSISTORS

<b>S</b> on-board SIS1	Turn switch S1 ON
SIS2	Press INS

Q3	What has happened in the circuit and what is the reason for this?
----	---

4 5	1 2	E I <sub>C</sub> is zero due to a disconnection of the base bias circuit I <sub>C</sub> is zero due to disconnection of the emitter
SE A 1 cir 2 and 3	B 5 cuit 3	<ul> <li>the power supply has been disconnected from the whole and so nothing can be measured</li> <li>the power supply has been disconnected from the collector so I<sub>C</sub> is zero</li> <li>I<sub>C</sub> is increased due to a transistor short-circuit between C and</li> </ul>

## **Relationship between Collector and Emitter currents**

- vary the last circuit, disconnecting the ammeter from the transistor base; connect J5, disconnect J6, and connect the ammeter across 5 6 to measure the emitter current
- turn RV1 so that  $I_C=25$ mA, initially
- measure  $I_E$  for this value of  $I_C$
- calculate the coefficient  $\alpha$

## **Q4** *What is the value of* $\alpha$ ?

## SET

## A = B

- 1 2 always negative
- $2 \quad 5 \quad \text{more than } 10$
- 3 1 less than 10
- 4 6 a little over 1
- 5 4 a little under 1
- 6 3 always equal to 2

## **B13.3 SUMMARY QUESTIONS**

<b>Q5</b> How many junctions are there in a NPN transistor	?
--	---

SE	T	
A	В	
1	4	3
2	3	2
3	2	1
4	1	0

**Q6** *Which ratio defines the amplification coefficient*  $\alpha$  *of a transistor ?* 

SET

- A B
- $1 \quad 1 \quad I_B/I_C$
- $2 \quad 5 \quad I_E/I_B$
- 3 2  $(I_{\rm C} I_{\rm CBO})/I_{\rm E}$
- $4 \quad 4 \quad I_C/I_E$
- 5 3  $(I_{\rm C} + I_{\rm CBO})/I_{\rm E}$
- **Q7** Using the normal conventional direction for current flow, the correct equation for a BJT PNP is:

## SET

- 1 4  $I_E = I_C + I_B$
- $2 \quad 1 \quad I_{\rm B} = I_{\rm C} + I_{\rm E}$
- 3 2  $-I_E = I_B I_C$
- 4 3  $I_E = I_B I_C$

**Q8** The coefficients  $\alpha$  and  $\beta$  are related by the equation :

## SET

A	В	
1	2	$\alpha/2 = \beta + 1$
2	4	$\alpha = (\beta - 1)/(\beta + 1)$
3	1	$\beta = \alpha / (1 - \alpha)$
4	3	$\beta = \alpha + 1$

## **Q9** If $\beta$ = 50 in a transistor, what is the value of $\alpha$ ?

## SET

A	В	
1	5	0.96
2	6	0.98
3	2	1.02
4	1	0.90
5	3	0.5
6	4	1

## **Lesson B14: JFET and MOSFET FIELD-EFFECT TRANSISTORS**

## **OBJECTIVES**

- To find the output characteristic  $I_D = f(V_{DS})$
- To find the transfer characteristic  $I_D = f(V_{GS})$
- To use the FET as a :
  - small signal amplifier
  - DC current generator

## **EQUIPMENT REQUIRED**


- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod.MU/EV), Individual control unit mod. SIS1/SIS2/SIS3 (optional).
- experiment module mod.MCM4/EV
- multimeter
- oscilloscope

## **B14.1 BASIC THEORY**

## The Junction Field Effect Transistor (JFET)


The field-effect transistor differs from the PNP or NPN bipolar transistors in its operation as well as in its structure. The current in the JFET (Junction Field Effect Transistor) consists of a single type of carrier. The JFET symbols, for N and P channels are shown in figure B14.1, while the physical models are outlined in figure B14.2. The terminal D is the Drain, G the Gate, S is the Source.

The main difference between a bipolar transistor and a FET is that a BJT controls one current (I collector) with another current (I base), while a FET controls a current (I Drain) with a voltage (V Gate-Source).




**Operating** principle

Consider an N channel JFET with dc voltages shown in figure B14.3.



If the voltage  $V_G$  is zero, the current  $I_D$  flows through the resistance of the doped N type semi-conductor. If  $V_G$  increases, reverse biasing the PN junction, some of carriers in the junction region are removed. The volume of the region which has no carriers is proportional to this applied voltage (figure B14.4).




You can note that the N channel restricts, and that its conductivity decreases. In other words, the resistance between S and D increases as the volume of the depletion region increases. In normal operation the PN junction between Gate and Source is reverse biased. The input current is very low: this causes the the JFET to have a very high input impedance, of many Megaohm.

Suppose now we short-circuit the Gate and the Source and apply a voltage between them,  $V_{DS} > 0$ . As the Drain is at positive potential with respect to the Gate, the PN junction becomes more reverse biased the higher the voltage  $V_{DS}$  (figure B14.5). In these conditions a depletion region occurs which reduces the channel conductivity. Increasing the voltage  $V_{DS}$ , produces two opposed effects:

- 1. the current density between D and S increases
- 2. the channel resistance between D and S increases.

As the last effect is non linear with the voltage, a point is reached for a certain value of  $V_{DS}$  where the current  $I_D$  no longer increases. When  $V_{GS} = 0$  Volt, the max. current between drain and source is called  $I_{DSS}$ .  $V_P$  (pinch-off voltage) is the minimum voltage  $V_{DS}$  for which the current  $I_D$  has a constant value  $I_{DSS}$ .



The current  $I_D$  is then proportional to the voltage  $V_{DS}$  and to the voltage  $V_{GS}$ . With  $|V_{GS}| > V_P$ , the channel is completely closed and  $I_{DS} = 0$ , irrespective of the voltage  $V_{DS}$ . This voltage value  $V_{GS}$  is called the disconnected voltage and is indicated by  $V_{GSoff}$ . Note that  $V_{GSoff}$  differs from  $V_P$  only in sign :  $V_{GSoff} = -V_P$ 

Characteristic curves

The output, or Drain characteristics of an FET (fig.B14.6) show how the Drain current  $I_D$  depends on the Drain-Source voltage  $V_{DS}$  (for different values of the Gate-Source voltage  $V_{GS}$ ). Note that:

- for  $V_{DS} < V_P |V_{GS}|$  the FET behaves as a resistor (ohmic region)
- for  $V_{DS}>V_P$   $|V_{GS}|$  the current  $I_D$  does not depend on  $V_{DS}$  but depends only on  $V_{GS}$  (saturation region)
- when V<sub>GS</sub> decreases (becomes more negative), so does I<sub>D</sub>.

Mutual conductance characteristic

In the saturation region of the FET,  $I_D$  depends in practice only on  $V_{GS}$  (fig.B14.7). This dependence is expressed by the equation:

$$I_{\rm D} = I_{\rm DSS} \cdot (1 - \frac{V_{\rm GS}}{V_{\rm P}})^2$$

where:

 $I_{DS}$  = Drain current in saturation region  $I_{DSS}$  = Drain current for  $V_{GS6}$  = 0  $V_P$  = Pinch-off voltage. Lesson B14: JFET and MOSFET FIELD-EFFECT TRANSISTORS





figure B14.6

#### The MOSFET

The "Metal-Oxide-Silicon FET" represents an evolution of the JFET in its technology and construction. Although its principle of operation is similar to the FET, it has a different structure. A thin layer of insulating oxide is placed between the Gate and the Drain-Source channel. For this reason, it is sometimes called an "Insulated Gate FET" (IGFET). There are two kinds of MOSFET. One type operates on the principle of carrier depletion, and the other on the principle of carrier enhancement. Their symbols are shown in figure B14.8.



## Depletion Type MOSFET

The structure of an N channel DEPLETION MOSFET is as shown in figure B14.9. As in the FET, the channel between D and S is continuous. It is supported by a lightly doped semiconductor base (P type), called the "Substrate". In the absence of Gate biasing, the MOSFET conducts with the carriers available in the channel. If the Gate is reverse biased, the channel is depleted of its carriers and conduction decreases. The "Drain current" / "Drain-Source voltage" output characteristic is shown in figure B14.10.

This description of the N-channel MOSFET can also be applied to Pchannel one, simply by reversing the direction of the currents and voltages.







fig. B14.10

## Enhancement Type MOSFET

The N channel Enhancement type MOSFET is shown in figure B14.11. It does not have a continuous channel between Drain and Source, and so it cannot conduct when there is no Gate biasing. However for  $V_{GS} > 0$  negative carriers are attracted by the Gate into the area between S and D. An N-channel is created and the device can then conduct.

This is the only kind of FET which is cut off with  $V_{GS} = 0$ , and which controls the Drain current with a positive  $V_{GS}$ . This behavior is similar to a bipolar transistor. Figure B14.12. shows the "Drain current" / "Drain-Source voltage" output characteristic.



#### **MOSFET compared to the JFET**

The advantages of the MOSFET compared to the JFET are:

- as the Gate is insulated, these devices present an even higher input impedance than the JFET
- the Gate usually has a lower input capacitance, so the MOSFET shows a better response to high frequencies.

The disadvantage of MOS technology is that the insulating coating of  $SiO_2$  can be damaged permanently by electrostatic discharges. They must be handled with care before connection to the circuit. One simple protection consists of short-circuiting the three pins. Another is to store them in anti-static material.

## **JFET Amplification circuit**

The next lessons analyze in detail the different transistor amplifier configurations. In this lesson, we want to give you some general ideas on the subject by examining a JFET amplifier.

To use a FET as amplifier, chose a Gate biasing which gives operation in the linear region of the output characteristics. A variation of the voltage  $V_{GS}$  then produces a proportional variation in the current  $I_D$ :


 $I_D = g_m \cdot V_{GS}$ 


where the parameter  $g_m$  is defined as the "transconductance" and gives the effect of the Gate voltage on the Drain current (fig.B14.13), in other words the gain.

Figure B14.14 shows a JFET amplifier circuit. Consider  $v_i$  and  $v_o$  as the input and output voltages. The voltage gain "Gv" of the amplifier, i.e. the ratio between the amplitudes of the output and input signals, is:

$$Gv = \frac{v_0}{v_i} \approx R_D \cdot g_m$$

The typical value of  $g_m$  is between 0.1 and 10 mA/V.






## **Constant current generator**

Let's examine the JFET circuit.

An ideal current generator is a circuit which supplies a constant current, no matter what the load is. This source must have a very high output impedance. Figure B14.15 shows an example of a FET current generator.




In this circuit,  $V_{GS}$  is equal to 0 Volt. If  $V_{DS}$  is greater than the voltage  $V_P$ , the current  $I_D$  in the circuit is constant and equal to  $I_{DSS}$ . The circuit is a constant current generator when  $V_{DS}$  exceeds  $V_P$ .

As  $V_{DS} = V_{DD} - R_L \cdot I_D$ , it follows that :

$$R_L < (V_{DD} - V_P) / I_{DSS}$$

If  $R_L$  is greater than this, the current rapidly decreases (figure B14.16).




## B14.2 EXERCISES

Э мсм4	Disconnect all jumpers
on-board SIS1	Turn all switches <i>OFF</i>
⊃ SIS2	Insert lesson code: B14

## Determining the output characteristic of a JFET


• Connect jumpers J31, J32, J18, the ammeter between 23 and 24, the voltmeter (or the oscilloscope) between Drain and Source to produce the circuit of fig.B14.17



• Adjust the voltage Vcc of the variable power supply to 0 V initially. Then gradually increase Vcc and measure the current  $I_D$  into the circuit and the voltage  $V_{DS}$  of the FET for each value of Vcc in the following table:

$V_{CC}(V)$	1	2	3	4	5	6	8	10	12	15	20
V <sub>DS</sub> (V)											
I <sub>D</sub> (mA)										·	

• Plot the curve  $I_D = f(V_{DS})$  (see next example) and find the pinch-off voltage  $V_P$ , and the saturation current  $I_{DSS}$ .




on-board SIS1	Turn switch S4 <i>ON</i>
SIS2	Press INS

Q1	What has happened in the circuit?
----	-----------------------------------

on-board SIS1	T	urn s	witch S4 OFF
	5	4	the power supply voltage has decreased
	4	2	the Gate circuit has been disconnected
	3	1	the FET is open-circuited between Drain and Source
	2	3	the FET is short-circuited between the Drain and the Source
	1	5	a resistor in series with $R_{12}$ has been disconnected
	A	В	
	SE	T	

Determining	the	transfer	characteristic	

• Produce the circuit of fig.B14.18, by connecting jumpers J30, J37, J19, the ammeter and the voltmeter (or the oscilloscope) as shown in the figure




- 19 -

## Lesson B14: JFET and MOSFET FIELD-EFFECT TRANSISTORS

•	vary $V_{GS}$ by adjusting $RV_8$ and measure the current $I_D$ for each	
	value of the following table	

V <sub>GS</sub> [V]	0	-0.5	-1	-1.5	-2	-2.5	-3	-3.5	-4	-4.5
I <sub>D</sub> [mA										

- evaluate the Gate voltage  $V_{\text{Goff}}$  for which the Drain current is reduced to zero
- plot the curve  $I_D$  =  $f(V_{GS})$  (see next example), and evaluate the value of  $I_{DSS}$




**Q2** How can the graph of I<sub>D</sub> best be described?

SE	Г
	-

- A B
- 1 3 it has a max. at  $V_{GS} = -5 V$ 2 4 it is a straight line crossing
  - 4 it is a straight line crossing the origin of the axes
- 3 5 it is a straight line parallel to the axis of  $V_{GS}$
- 4 2 it is an arc of a circle whose center is the origin
- 5 1 it is a curve which decreases as  $V_{GS}$  decreases

## Displaying the output characteristics on an oscilloscope


- Produce the circuit of fig.B14.19, by connecting jumpers J20, J21, J22, J33, J30
- set the oscilloscope to X-Y mode (50 mV/div on channel Y, 5V/div on channel X), and connect the probes as shown (!!! use the differential probe for channel X !!!!). The voltage across R<sub>18</sub> is proportional to the current I<sub>D</sub>, and at the Drain the voltage is V<sub>DS</sub>



- vary  $V_{GS}$  by adjusting RV8, and check the variation of the curve  $I_{DS} = f(V_{DS})$
- vary  $V_{\text{DS}}$  by adjusting RV5 and note how  $I_{\text{DS}}$  changes

## Displaying the transfer characteristics on an oscilloscope


- produce the circuit of fig.B14.20 by connecting jumpers J19, J21, J22, J33, J25, J29, J26
- set the oscilloscope to X-Y mode (0.2 V/div on channel Y, 1V/div on channel X), and connect the probes as shown (!!! use the differential probe for channel X !!!!). The voltage across R18 is proportional to the current I<sub>D</sub>, and on the Gate the voltage is V<sub>GS</sub>



- **Q3** From the display, note some characteristic points of the curve  $I_D$ - $V_{GS}$ . For  $V_{GS}$ < $V_P$  what is  $I_D$ ?
  - SET A B 1 6 10 mA 2 5 12 mA 3 2 0 mA4 5 mA 3 5 1 2 mA
  - Calculate the slope of the curve for -2V<  $V_{GS}$  < -0.5V, which represents  $g_m$  =  $\Delta I_D$  /  $\Delta V_{GS}$ . You will find a value of  $g_m$  equal to some mA/V

## Small signal (ac) amplifier circuit

- Adjust the variable power supply voltage Vcc to 24V.
- Connect jumpers J23, J24, J29, J27, J34, J36, J22, J18, to produce the circuit of figure B14.21
- connect the oscilloscope as shown in the figure, to display the input  $(v_i)$  and output signals  $(v_o)$  of the circuit
- use RV6 to adjust the input signal to 1 Vpp
- vary RV9 until you obtain the best possible sine wave on the output
- vary trimmer RV6, to increase the input voltage, and note the output signal distortion
- measure the peak-to-peak value of the output signal in absence of distortion
- calculate the amplification of the signal  $G_V = v_0/v_1$



Q4	What is the	approximate	amplification?

SE		
A	В	
1	3	1
2	4	2
3	6	5
4	1	10
5	2	50

#### **Constant current generator**

• Adjust the variable power supply voltage to +24 Vdc. Connect jumpers J18, J21, J31, J34, the ammeter between points 23 and 24 and the oscilloscope as shown (!!! use the differential probe !!!), to produce the circuit of figure B14.22




fig.B14.22

- minimize the resistance value of RV9 and measure the current into the circuit
- vary RV9 and note if the current remains constant. Note also the behaviour of the voltages  $V_{DS}$  and  $V_{RV9}$  (across the trimmer) on the oscilloscope

Q5

How do the two voltages change as the resistance of RV o increases?

## SET

A B

- 1 4 the two voltages stay the same
- 2 5 the two voltages decrease
- 3 2 the two voltages increase
- 4 1 the voltage  $V_{DS}$  increases, the other decreases
- 5 3 the voltage  $V_{DS}$  stays constant, the other increases

## Lesson B14: JFET and MOSFET FIELD-EFFECT TRANSISTORS

on-board SIS1	Turn switch S8 ON
SIS2	Press INS

Q6	What happens to the circuit ?					
	SET					
	A	В				
	1	5	the FET is open			
	2	1	the FET is short-circuited			
	3	4	the power supply voltage has increased			
	4	2	missing power supply of T6 drain			
	5	3	none of the above			
<b>O</b> on-board SIS1	Turn switch S8 OFF					

## **B14.3 SUMMARY QUESTIONS**

Q7	What is a "channel" in a FET ? SET					
	A	В				
	1	2	the region between gate and drain			
	2	5	the region between gate and source			
	3	4	the region between drain and source			
	4	3				
	5	1	the input connection to the FET			
Q8	Th	e drai	in-source channel is "cut-off" (and so $I_D = 0$ ) when:			
	SE					
	A	В				
	1	4	$V_{DS} = 0 V$			
	2	3	$V_{GS} = V_P$			
	3	1	$V_{GS} = 0 V$			
	4	5	$V_{GS} = -5 V$			
	5	2	$V_{DS} = -1 V$			
Q9	In	its lin	ear region a FET behaves as:			
	SET					
	A	В				
		2				
	2	3	a diode			
	3	5	a capacitor			
	4	1	an inductor			
	5	4	an open switch			

## LESSON B15: OPTOELECTRONIC COMPONENTS

## **OBJECTIVES**

- To study the resistance-luminosity characteristic of a photoresistor
- To study the current-luminosity characteristic of a photodiode
- To analyze the response of a photoresistor to light

## **EQUIPMENT REQUIRED**

- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod. MU/EV), Individual Control Unit mod.SIS1/SIS2/SIS3 (optional).
- experiment module mod.MCM4/EV
- multimeter

## **B15.1 BASIC THEORY**


## The photoresistor

A photoresistor is a semiconductor device sensitive to electromagnetic radiation around the visible spectrum (wave-length between 380 and 760 nm). It has a very high resistance value in the dark, and its resistance drops when light radiation on it increases.

The photoresistor is made from a thin layer of semiconductor material, often cadmium sulfide (CdS). The incident light radiation gives part of its energy to the electron-hole pairs, which can reach an energy level sufficient to enter the conduction band. Consequently there are free carriers which increase conduction and so the resistance drops. The number of free carriers generated is approximately proportional to the intensity of the light radiation.

In practical applications an external voltage is connected across the photoresistor terminals. The carriers can then cross the device and flow in the external circuit.

Figure B15.1 shows the typical dependence of the resistance, R, of a photoresistor on the light intensity measured in lux.



#### **Photodiodes**

A photodiode is similar to a normal semiconductor diode.

It is constructed so that light incident on the semi-conductor material is able to reach the junction region. The incident light energy on the electron-hole pair breaks their links, so the freed electrons are attracted back to the N type region, and the holes are attracted to the P type region.


A current (photocurrent) is thus generated by the diode, depending on the light intensity. The direction of this photocurrent is from the cathode to the anode; for this reason, in normal applications the photodiode is reverse biased.

When the photodiode is not illuminated, there is a weak dark current  $I_d$  across the junction, which is equal to the leakage current of a normal reverse biased diode.

When the device is illuminated, the total current  $I_t$  is the sum of the dark current  $I_d$  and the photocurrent  $I_p$ :

 $I_t = I_d + I_p$ 

Figure B15.2 shows the voltage-current characteristics of a photodiode, at different values of incident light energy.



## **Phototransistors**

A phototransistor is similar to a normal BJT transistor, with three layers of doped semiconductor materials, NPN or PNP.

The light radiation is concentrated onto the region near the collectorbase junction. To understand the operation of an NPN phototransistor, suppose that the base-emitter junction is forward biased, while the collector-base is reverse biased. This is obtained applying a voltage  $V_{CE}$ with the collector at a higher potential than the base. With this biasing, the transistor operates in the active region.

Suppose that at start there is no incident radiation.

In this situation, there are only a few thermally generated carriers: the electrons cross the junction from the base to the collector, and the holes cross from the collector to the base. Together they constitute the reverse saturation current I<sub>cbo</sub> of the collector junction.

The current is given by the equation

 $I_c = (1+\beta) \cdot I_{cbo} + \beta \cdot I_b$ 

where  $I_b$  is the base current and  $\beta$  the gain of the transistor.

Supposing the base is open circuit  $(I_b = 0)$ , then this equation becomes:

 $I_c = (1+\beta) \cdot I_{cbo}$ 


Now, if the device is illuminated, more minority carriers are generated by photoelectric effect. These contribute to the leakage current, in the same way as carriers generated by thermal effects. If I<sub>p</sub> is the reverse leakage current component due to light, the total collector current is:

 $I_{c} = (1+\beta) \cdot (I_{cbo} + I_{p})$ 

Note that the effect of the radiation on the transistor is to multiply the current produced by the factor  $(1+\beta)$ .

Figure B15.3 shows the "collector voltage-emitter current" curves of a N-P-N phototransistor for different values of the incident light intensity. If the base terminal is connected, and a base current Ib flows, the collector current is increased by the amount B·I<sub>b</sub>.

Lesson B15: OPTOELECTRONIC COMPONENTS



## **B15.2 EXERCISES**

Э мсм4	Disconnect all jumpers
on-board SIS1	Turn all switches <i>OFF</i>
SIS2	Insert lesson code: B15

## Resistance-light characteristic of the photoresistor

• Connect jumper J39, and connect the ohmmeter between points 30 and 31 to produce the circuit of figure B15.4.




fig. B15.4

- photoresistors are made from semiconductor materials, so they are sensitive to temperature. To minimize the thermal effect of the lamp on the component, we suggest you carry out the measurement quickly, starting with the lamp at the closest distance to the photoresistor, and then progressively moving it away
- note the change in resistance as the light source is moved away

**Q1** What happens to the resistance?


## SET

- A B
- 1 3 the resistance increases
- 2 4 the resistance stays constant
- 3 1 the resistance drops
- 4 5 the resistance stays constant at zero
- 5 2 the resistance stays constant, and is infinite

The light intensity striking the photoresistor is proportional to the power from the light source, and so to its distance. Clearly the closer the source, the higher is the intensity on the photoresistor. Qualitatively, the result is similar to that shown in figure B15.1.

## Light-current characteristic of the photodiode

• Connect jumper J39 and the voltmeter across the resistance R20 (figure B15.5)




- When light falls on the surface of a photodiode, the diode behaves as a current generator, i.e. it "supplies" a reverse current proportional to the light intensity across it. The voltage across R<sub>20</sub> is proportional to the current through it, and hence to photodiode illumination.
- move the lamp close to the photodiode and measure the voltage across  $\mathsf{R}_{20}$
- move the light source further away and repeat the measurements
- **Q2** *What happens to the measured voltage as the distance increases?*

## SET

- A B
- 1 4 the voltage increases
- 2 1 the voltage stays constant
- 3 2 the voltage drops
- 4 5 the voltage remains at zero
- 5 3 the voltage stays constant at 12 V

## Phototransistor operation

• Connect jumper J39 and the voltmeter as in figure B15.6



- measure the collector voltage with lamp off and check if the transistor conducts (with the lamp off, and with no light, the phototransistor should be cut off and so the voltage reading should be close to +12 V)
- turn on the lamp and place it close the phototransistor; measure the collector voltage
- **Q3** What happens to the voltage when the light is on?
  - SET
  - A B
  - 1 5 the voltage stays constant
  - 2 1 the voltage drops
  - 3 4 the voltage increases
  - 4 2 the voltage remains at zero
  - 5 3 the voltage remains at 12 V

<b>D</b> on-board SIS1	Turn switch S9 ON
<b>S</b> <i>S S S S S S S S S S</i>	Press "INS"

**Q4** In these conditions, is it possible to make the phototransistor conduct?

SE	<i>.</i> I	
A	В	
1	4	no, because the power supply has been disconnected
2	3	no, because the base-emitter junction of the phototransistor is short-circuited
3	1	no, because the lamp does not have the necessary power
4	2	no, because there is a high resistance connected to the emitter

<b>I</b> on-board SIS1	Turn switch S9 <i>OFF</i>

## **B15.3 SUMMARY QUESTIONS**

**Q5** A photoresistor is made from :

## SET

A B

- 1 3 a P-N junction
- 2 4 a layer of semiconductor material
- 3 2 a metal
- 4 5 an insulating material
- 5 1 a metal-semiconductor junction

## SET

- A B
- 1 3 infrared
- 2 1 visible
- 3 4 ultraviolet
- 4 5 radio waves
- 5 2 gamma rays

## **Q7** A photodiode consists of :

## SET

- A B
- 1 4 a metal
- 2 1 a layer of semiconductor material
- 3 2 a P-N junction
- 4 5 a junction between two metals
- 5 3 none of the above

## **Q8** In normal applications a photodiode :

## SET

A B

- 1 2 is not biased
- 2 1 is forward biased
- 3 4 is reverse biased
- 4 3 is biased with an a.c. voltage

**Q6** What part of the electromagnetic radiation spectrum is the photoresistor sensitive to?

**Q9** *Where is the light radiation concentrated, in a phototransistor?* 

## SET

- 1 3 onto the collector
- 2 1 onto the collector-base junction
- 3 5 onto the base
- 4 2 onto the base-emitter junction
- 5 4 onto the emitter
- **Q10** In the dark the phototransistor collector current is:

## SET

- A B
- 1 2 zero
- 2 4 determined by the leakage current of the C-B junction generated by thermal effects
- 3 1 determined by the leakage current of the B-E junction generated by thermal effects.
- 4 3 determined by the collector-emitter voltage

# **LESSON B16: TEMPERATURE TRANSDUCERS**

#### **OBJECTIVES**

• To study the resistance-temperature characteristic of a thermistor

#### **EQUIPMENT REQUIRED**

- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod. MU/EV), Individual Control Unit mod.SIS1/SIS2/SIS3 (optional).
- experiment module mod.MCM4/EV
- multimeter

#### **B16.1 BASIC THEORY**

Thermistors are semiconductor devices whose resistance depends on temperature.

The thermoresistive effect in semiconductors is very different to the effect in metals.

In semiconductors, not only the mobility, but - more importantly - the number of carriers changes with temperature. At low temperatures electrons and holes do not have sufficient energy to pass from the valence band into the conduction band

Increasing the temperature however, gives the carriers enough energy to overcome the gap between the two bands, so the conductivity increases with temperature. In other words, when the temperature increases so does the conductivity, and consequently the resistance of the material drops.

Semiconductors have a NTC (negative temperature coefficient) of resistance. For an NTC material the law connecting the resistance to temperature is given by:

$$R_1/R_2 = e^{B \cdot (1/T1 - 1/T2)}$$
  $B = W_b/K$ 

where:

- $R_1$  and  $R_2$  are the resistances at temperatures  $T_1$  and  $T_2$  respectively
- W<sub>b</sub> is the energy of the band gap
- K is the Boltzmann constant.

Typical values for B range between 2000 °K and 5600 °K. The first formula gives:

$$B = \frac{\ln(R_1/R_2)}{1/T_1 - 1/T_2}$$

Figure B16.1 shows a graph of the resistance dependence on temperature for NTC materials with different values of B.

Finally, note that thermosensitive devices can be produced with positive temperature coefficients, and so they are called PTC (positive temperature coefficient) materials.





fig. B16.1

## **B16.2 EXERCISES**

Э мсм4	Disconnect all jumpers
on-board SIS1	Turn all switches <i>OFF</i>
⊃ sis2	Insert lesson code: B16

Resistance-temperature characteristic of a thermistor

• Produce the circuit in figure B16.2, connecting the ohmmeter between points 26-27



- Measure the resistance of the thermistor at ambient temperature
- Connect resistance to the power supply voltage by inserting jumper J38
- Note the behavior of the resistance as indicated by the meter, as  $R_{19}$  warms up
- **Q1** *How does the thermistor resistance change as the temperature increases?*

SET

- A B
- 1 5 it stays constant
- 2 3 it drops
- 3 1 it drops by a small amount and then increases
- 4 2 it increases
- 5 6 it remains at zero
- 6 4 it becomes infinite

<b>D</b> on-board SIS1 Turn switch S7 ON	
SIS2 Press "INS"	

Q2

SE	Т	
A	В	
1	4	resistance R <sub>19</sub> has been cooled
2	5	the power to R19 has been disconnected
3	2	the thermistor has been disconnected
4	1	a resistance has been put in parallel with the thermistor
5	3	a low value resistance has been put in series with the
		thermistor

<b>O</b> on-board SIS1	Turn switch S7 <i>OFF</i>

- Disconnect J38 and wait for the resistance and thermistor to cool.
- Now connect the ohmmeter between points 28-29 to measure the resistance of a PTC thermistor at ambient temperature
- Connect J38 once more and observe the ohmmeter as the temperature rises

Unlike the previous case, you should find that the resistance of the PTC increases with temperature. However the temperature coefficient is positive only within a limited temperature range; outside it, the coefficient is negative. A typical behavior is shown in figure B16.3.




fig. B16.3

## **B16.3 SUMMARY QUESTIONS**

## Q3 A thermistor is made from :

## SET

- A B
- 1 2 a conductor
- 2 3 a semiconductor
- 3 5 a p-n junction
- 4 1 a junction of two metals
- 5 4 an insulating material

**Q4** The resistance-temperature characteristic of a NTC thermistor is:

#### SET

- A B
- 1 5 linear
- 2 4 quadratic
- 3 2 exponential
- 4 3 logarithmic
- 5 1 parabolic

## **Q5** *The resistance of an NTC thermistor:*

## SET

- A B
- 1 4 drops as the temperature increases
- 2 3 increases as the temperature increases
- 3 2 increases as the temperature increases up to  $0^{\circ}$ C, then drops
- 4 5 drops as the temperature increases up to 0°C and then increases
- 5 1 remains constant as the temperature is varied
- **Q6** In a PTC device what happens to the resistance when the temperature increases?

#### SET

- A B
- 1 3 it increases
- 2 5 it drops
- 3 4 first it increases and then it drops
- 4 1 first it drops and then it increases
- 5 2 it remains constant

# **LESSON B17: AMPLIFIER CONFIGURATIONS**

#### **OBJECTIVES**

- To analyze the different configurations (Common Base/ Emitter/Collector)
- To note the behavior of the characteristic curves
- To calculate the static current gain

#### **EQUIPMENT REQUIRED**

- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod. MU/EV), Individual Control Unit mod.SIS1/SIS2/SIS3 (optional)
- experiment module mod.MCM4/EV
- oscilloscope
- multimeter

#### **B17.1 BASIC THEORY**

A transistor amplifier can be connected in three different ways or configurations. These configurations are called the "common emitter", "common collector" or "common base", depending on which terminal is set to ground. That terminal is then the common reference for output and input.

#### **Common Emitter Amplifier**

As seen in fig. B17.1, the signal to be amplified is applied to the base terminal and the amplified output is taken from the collector.

If the applied voltage  $V_{BE}$  increases, the current  $I_B$  also increases, and so does the current  $I_C$  (as  $I_C = h_{FE} \cdot I_B$ ).

This increase of  $I_C$  increases the voltage  $V_{RC}$  and, as  $V_{RC} = V_{CC} - V_{CE}$ , the output voltage  $V_{CE}$  decreases. Similarly when  $V_{BE}$  decreases,  $V_{CE}$  increases.

We see that:

- the amplifier is inverting, i.e. if the input voltage increases, the output voltage decreases and vice versa
- the voltage amplification rises as the value of  $R_C$  increases, as a variation in  $I_C$  produces a voltage variation which goes up as  $R_C$  increases.

A common emitter amplifier is the only one with a high current and voltage gain, and so the power amplification is very high (as  $P=V\cdot I$ ).




figure B17.1 Common Emitter amplifier




figure B17.2 Common Collector amplifier




figure B17.3 Common Base amplifier

#### **Common collector amplifier**

In this configuration (fig.B17.2), the collector is the common terminal as it is the only one among the three which is linked to a fixed voltage ( $V_{CC}$ ). However, for ease of reference, the input signal applied to the base and the output signal taken from the emitter are referred as usual, to the ground of the circuit (and not to the collector)

As  $V_{BE}$  is almost constant in a conducting transistor, any rise or fall of  $V_{IN}$  is transferred onto the emitter and so at the output we have:

 $V_{OUT} = V_{IN} - V_{BE}$ .

As a result :

- the amplifier is non inverting. If  $V_{IN}$  increases,  $V_{OUT}$  increases, too
- the voltage amplification is equal to 1, i.e. the emitter voltage variation is equal to the base variation. This configuration is also called an emitter follower, because the output follows the input.

The common collector amplifier does not at first seem to be of much use, as it does not amplify the input voltage. However it is widely used, because it has high input impedance and a low output impedance. Consequently it can handle input signals from a source of high impedance, and still deliver an ouput to a low impedance load. In other words, it is an impedance matcher.

#### **Common Base Amplifier**

In this configuration, whose general features are seen in fig. B17.3, the signal to be amplified is applied to the emitter and the amplified output is taken from the collector.

When the input voltage  $V_{EB}$  (which must always be negative) increases, this means that  $V_{BE}$  drops, the current  $I_B$  increases, too, and so does the current  $I_C$ . As  $V_{CB} = V_{CC} - R_C \cdot I_C$ , the output voltage increases.

Similarly, when  $V_{EB}$  drops,  $V_{CB}$  drops, too.

Note that:

- the amplifier is non inverting
- the voltage gain is proportional to the value of  $R_C$
- the input circuit, as it is crossed by the emitter current  $I_E$ , has a very low impedance.

This configuration is particularly used in radio frequency circuits as the input impedance, in the order of tens of Ohm, matches the 50 Ohm characteristic impedance of antennas and transmission lines.

## Summary table

The following table gives the expressions related to the characteristic parameters of the three typical amplifier configurations of transistors, where:

- $R_s$  is the output resistance of the signal to be amplified (s = source)
- $r_e$  is a parameter which is approx.  $25mV/I_E$ .

	Common emitter	Common collector	Common base
Input impedance R <sub>IN</sub>	$\beta \cdot r_e$ - low	$\beta \cdot R_E$ - very high	r <sub>e</sub> - very low
Output impedance R <sub>OUT</sub>	R <sub>C</sub> - high	$(R_{\rm S}/\beta)//R_{\rm E}$ - very low	R <sub>C</sub> - high
Current gain (maximum) Ai	$\beta$ - high	$\beta$ - high	unity
Voltage gain Av	$R_C / r_e$ - high	unity	$R_C / r_e$ - high
Power gain A <sub>P</sub>	Ai · Av - very high	Ai - high	Av - high
Phase relation between $V_{IN}$ and $V_{OUT}$	180°	0°	0°

## **B17.2 EXERCISES**


Э мсм4	Disconnect all jumpers
<b>on-board SIS1</b>	Turn all switches <i>OFF</i>
<b>S</b> <i>S S S S S S S S S S</i>	Insert lesson code: B17

Voltage and current measurements will be required on some circuits. If only a single multimeter is available, this will be used sometimes as a voltmeter or at other times as ammeter. When used as a voltmeter, remember to short-circuit the points of the circuit where the ammeter would be inserted.

## **Common emitter circuit**

Curve  $V_{BE} = f(I_B)$  with  $V_{CE}$  held constant


• Connect jumpers J1, J8, J6, the ammeter between 3-4 and the voltmeter (or the oscilloscope) between 4-8 to produce the circuit of fig.B17.4



- measure the voltage  $\mathrm{V}_{BE}$  for each value of the current IB shown in the table:

I <sub>B</sub> [μA]	0	5	10	20	40	80	100	300	500
V <sub>BE</sub> [mV]									

• Plot the characteristic curve  $V_{BE} = f(I_B)$  (I<sub>B</sub> horizontal axis, see example in the next figure)




**Q1** The curve produced has a characteristic similar to a :

SET					
A	В				
1	3	resistance			
2	4	UJT			
3	2	diode			
4	6	PTC			
5	1	SCR			
6	5	NTC			

- calculate, at some point on the linear conduction region of the base-emitter junction, the static input resistance:  $R_{IE} = V_{BE}/I_B$
- you should obtain a value of some thousands of Ohms for  $R_{IE}$ . A common emitter circuit has an average value for its static input resistance.

Curve  $I_C = f(V_{CE})$  for constant  $I_B$ 

- Connect jumpers J2, J6, J8, and the meters as indicated in fig.B17.5. The voltage  $V_{CE}$  can also be measured with an oscilloscope



- adjust  $V_{CC}$  to 0V, and I<sub>B</sub> to 20  $\mu$ A
- increase the variable voltage  $V_{CC}$ . Measure the collector current  $I_C$  for the values of  $V_{CE}$  shown in the following table:

V <sub>CE</sub> [V]	0.1	0.5	1	5	8	
						$I_{\rm B}=20\ \mu{\rm A}$
I <sub>C</sub> [mA]						$I_{\rm B} = 40 \ \mu A$
	· · · · · · · · · · · · · · · · · · ·					$I_{\rm B} = 80 \ \mu A$

• Plot a curve  $I_C = f(V_{CE})$  for each value of  $I_B$ , and describe the behavior.

The collector current  $I_{\rm C}$  increases rapidly with the voltage  $V_{\rm CE}$  (when this is low), to become a linear, (almost horizontal), function of  $V_{\rm CE}$ and proportional to the base current  $I_{\rm B}$ . For small values of  $I_{\rm B}$ , the curves are parallel in the linear region. For values of  $I_{\rm B}$  over mA, the current  $I_{\rm C}$  tends to take values proportional to the collector voltage  $V_{\rm CE}$ . In the linear region the static output resistance is high.

• For  $V_{CE} = 5$  V calculate, from the previous table, the static current gain  $h_{FE} = I_C / I_B$  for each pair of values ( $I_C$ ,  $I_B$ ). Complete the following table with the data:

I <sub>B</sub> [μA]	20	40	80
I <sub>C</sub> [mA]			
h <sub>FE</sub>			

The value found depends on  $I_{\rm C}$ , and in particular it gradually increases with  $I_{\rm C}$  to a certain value, dependent on the transistor, then finally it decreases.

on-board SIS1	Turn switch S2 ON
<b>S</b> <i>S S S S S S S S S S</i>	Press "INS"

**Q2** From measurements of the currents and voltages on the transistor we can say that:


on-board SIS1	Turn switch S2 OFF	
	<ul> <li>4 2 a resistance has been inserted in series with the emitter a circuit is not a common emitter anymore</li> <li>5 1 the emitter circuit is open-circuit and so I<sub>C</sub> has been reduce to zero</li> </ul>	
	<ol> <li>a higher resistance R<sub>C</sub> has been inserted</li> <li>the V<sub>CE</sub> has been increased by changing V<sub>CC</sub></li> <li>the base-emitter junction has been short-circuited</li> </ol>	
	SET A B	

## Common base circuit

0

Curve  $V_{EB} = f(l_E)$  with  $V_{CB}$  held constant

• Connect the instruments as shown in the diagram of fig.B17.6. The voltages can also be measured with the oscilloscope



- keeping  $V_{CB}$  constant at 0.5 V, measure the emitter voltage  $V_{EB}$  for the values of IE given in the next table, and obtained by adjusting RV2

$V_{CB} = 0.5 V$	I <sub>E</sub> [mA]	0	0.05	0.1	0.3	0.5	1
	V <sub>BE</sub> [mV]						

• plot the input characteristic  $V_{EB} = f(I_E)$  for  $V_{CB} = 0.5V$ .

Wh ?	hat is	the input resistance for this configuration, in the linear region
SE	T	
A	В	
1	2	it is very high
2	4	it depends on I <sub>C</sub> and takes very different values
3	1	it is less than 1 KΩ
4	5	it remains at zero
5	3	it is infinite
	? SE A 1 2 3	? SET A B 1 2 2 4 3 1

Curve  $I_C = f(V_{CB})$  for constant  $I_E$ 

- Set Vcc to 0 V and  $I_E$  to 3 mA initially, by adjusting RV2
- Increase Vcc and calculate the collector current  $I_{\rm C}$ , by measuring the voltage across resistance R4 (1Kohm), for each value of  $V_{\rm CB}$  in the following table:

V <sub>CB</sub> [V]	0	1	2	3	I <sub>E</sub> (mA)
I <sub>C</sub> (mA)					3
					1

- repeat these measurements for  $I_E = 1 \text{ mA}$
- draw the curve of  $I_C = f(V_{CB})$
- compare the results of the output characteristics for the common base and common emitter connection
- calculate from the linear region of the curve  $I_C=f(V_{CB})$  the static output resistance:  $R_{OB} = V_{CB}/I_C$  on the characteristic at  $I_E = 3$  mA.

**Q4** *What is the calculated output resistance?* 

#### SET

#### A B

- 1 5 it is zero
- 2 1 it lies between 10 and 100  $\Omega$
- 3 2 approx. 100 KΩ
- 4 3 it lies between 1 K $\Omega$  and 10 K $\Omega$
- 5 4 over 10 M $\Omega$

#### **Common collector circuit**

Curve  $V_{CB} = f(I_B)$  for constant  $V_{CE}$ 

• Connect jumpers J1, J6, J7, J4, and the meters as in the circuit of figure B17.7. The voltages can also be measured with the oscilloscope





fig.B17.7

- adjust Vcc to obtain  $V_{CE} = 5V$
- vary RV1 to obtain the current values  $I_B$  shown, keeping  $V_{CE} = 5 V$  constant. Measure the voltage  $V_{CB}$  for each value of  $I_B$ :

Ι <sub>Β</sub> [μΑ]	0	5	10	30	50	V <sub>CE</sub> [V]
V <sub>CB</sub> [V]						5
		······				10

- repeat these measurements for  $V_{CE} = 10V$
- plot the characteristic input curves for each value of  $V_{\text{CE}}$  and describe their behavior



The curve  $V_{CB} = f(I_B)$  depends on  $V_{BE}$ , and between B and E there is basically a diode. Once the base emitter junction is forward biased  $V_{BE}$ is constant at about 0.7V, so  $V_{CB}$  is constant, and equal to ( $V_{CE}$  -  $V_{BE}$ )

- using the equation  $R_{IC} = V_{CB} / I_B$  calculate the input resistance,  $R_{IC}$
- Q5 What is the calculated input resistance of the common collector circuit? SET
  - В A
  - 3 1 zero
  - 2
  - in the order of 100  $\Omega$ 1
  - 3 in the order of 100 K $\Omega$ 4
  - around 1 M $\Omega$ 4 5
  - 5 2 infinite

## Curve $I_E = f(V_{EC})$ for constant $I_B$

The following measurements can only be made if two ammeters and a voltmeter are available.

Connect jumpers J2, J7, J4, and the meters to produce the circuit of figure B17.8





fig.B17.8

- adjust Vcc to 0V and  $I_B$  to 80 $\mu$ A. Gradually increasing Vcc, measure the emitter current  $I_E$  for each value of  $V_{CE}$  in the next table

V <sub>CE</sub> [V]	0	0.1	0.3	0.5	1	5	10	I <sub>B</sub> [μA]
I <sub>E</sub> (mA)								80
								50
		Dama	at the man	suramanta f	$F_{or} I = 50$		· · · · · · · · · · · · · · · · · · ·	•

Repeat the measurements for  $I_B = 50 \ \mu A$ 



From the graphs you can note that, when the transistor starts conducting,  $I_E$  remains almost constant if  $V_{CE}$  is more than about 0.5V.

# **B17.3 SUMMARY QUESTIONS**

**Q6** How many possible connections, or configurations are there for a transistor?

SET				
A	В			
1	4	1		
2	1	2		
3	6	3		
4	5	4		
5	2	5		
6	3	6		

**Q7** Which are the input parameters for an NPN transistor with common base connection?

## SET

- A B
- 1 3  $V_{BE}$ ,  $I_B$
- $2 \quad 1 \quad V_{BC}, I_B$
- 3 2  $V_{EB}$ ,  $I_E$
- 4 5 V<sub>CE</sub>, I<sub>C</sub>
- 5 4 V<sub>EC</sub>, I<sub>B</sub>

Q8	Which are the input parameters for a PNP transistor connected in a
	common collector configuration?

## SET

- $\begin{array}{ccc} A & B \\ I & 3 & V_{\text{BE}}, I_{\text{B}} \end{array}$
- $2 \quad 1 \qquad V_{BC}, I_B$
- 3 5  $V_{\text{EB}}$ ,  $I_{\text{E}}$
- 4 2 V<sub>CE</sub>, I<sub>C</sub>
- 5 4  $V_{CE}$ ,  $l_B$
- **Q9** Which are the output parameters a NPN transistor in common collector connection:

## SET

- A B 1 2 V<sub>CE</sub>
- $1 \quad 2 \quad V_{CB}, I_C$
- $2 \quad 3 \qquad V_{\text{EC}}, I_{\text{E}}$
- 3 5 V<sub>CE</sub>, I<sub>C</sub>
- 4 1  $V_{CE}$ ,  $I_B$
- 5 4  $V_{BE}$ ,  $I_B$

# **LESSON B18: TRANSISTOR BIASING**

## **OBJECTIVES**

- To determine the operating point and its position on the load line
- To understand class A, B and C biasing

## **EQUIPMENT REQUIRED**

• base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod. MU/EV), Individual Control Unit mod.SIS1/SIS2/SIS3 (optional)

- experiment module mod.MCM4/EV
- oscilloscope
- multimeter
- function generator

## **B18.1 BASIC THEORY**


To bias a transistor means to fix the dc voltages and the currents so that they take a certain value, which corresponds a well defined point called the "Q", "quiescent" or "operating" point of the circuit.

The bias network consists of a number of components connected to the active device, to ensure its operation at the required point.

# Biasing of a common emitter transistor

Circuit and output characteristic

A bias circuit for a common emitter amplifier is shown in figure B18.1. The external components are chosen so as to fix the variables  $I_C$ ,  $V_{CE}$ ,  $I_B$  to the required values. The three values,  $I_{CQ}$ - $V_{CEQ}$ - $I_{BQ}$ , define the "Q point" of the transistor.



#### Determining the bias components

To work out the component values needed to bias a transistor correctly, two methods can be used: a graphical one using the characteristic curves, or an analytical one.

#### Analytical method

1. Calculate the collector resistance  $R_C$  using the equation (Vcc =  $V_{CE}$  +  $R_C \cdot I_C$ ). Rearranging this gives:

 $R_{\rm C} = ({\rm Vcc} - {\rm V}_{\rm CEQ})/I_{\rm CQ} \qquad B18.1$ 

where Vcc is the power supply voltage

2. From the following equation, calculate the base current  $I_{BQ}$  which produces a collector current  $I_{CQ}$ :

$$I_{BO} = I_{CO} / \beta \qquad B18.2$$

where  $\beta$  is the transistor current gain

3. Calculate the base resistance  $R_B$  using the equation  $V_{BB} = V_{BE} + R_B \cdot I_B$ :

 $R_{\rm B} = (V_{\rm BB} - 0.7) / I_{\rm BQ}$  B18.3

where 0.7V is the  $V_{BEQ}$  of the transistor, and  $V_{BB}$  is the dc voltage on the Base.

#### Graphical method

The "load line" of a bias circuit is defined as the line on the output characteristic of the transistor connecting the point ( $V_{CEM}$ , 0) to the point (0,  $I_{Csat}$ ).  $V_{CEM}$  is the max. voltage between collector and emitter, and is equal to the power supply voltage Vcc, and  $I_{Csat}$  is the max. collector current, called "saturation current" ( $I_C = I_{Csat}$  for  $V_{CE} = 0$  Volt).

- 1. mark the "Q" point on the output characteristic
- 2. the value of  $I_{Csat}$  is determined, by drawing the load line to cut through the Q point and ( $V_{CEM}$ , 0) (figure B18.3)
- 3. the collector resistance  $R_C$  is calculated from the formula for the equation of the load line (Vcc =  $V_{CE} + R_C \cdot I_C$ ):


 $R_{C} = Vcc / I_{Csat}$ B18.4

4. the value of  $I_{BQ}$  is found from the output characteristic, where the curve  $I_C = f(V_{CE})$  crosses the Q point ( $I_{CQ}$ ,  $V_{CEQ}$ )

- 5. the value of  $V_{BEQ}$  which corresponds to  $I_{BQ}$  is determined from the input characteristic  $V_{BE} = f(I_B)$
- 6.  $R_B$  is calculated using the equation relating the base and emitter voltages

 $V_{BB} = V_{BE} + R_B \cdot I_B$ , from which


$$R_{\rm B} = (V_{\rm BB} - V_{\rm BEQ}) / I_{\rm BQ} \qquad B18.5$$



## Operating regions of the transistor

In the output characteristic  $I_C = f(V_{CE})$  we can define three different operating regions of the transistor (fig.B18.4):

- region I:  $V_{BE}$  is equal to 0 Volt and  $I_C$  takes very low values;  $V_{CE}$  depends only on the power supply voltage Vcc. In these operating conditions the transistor is "cut off" or "blocked"
- region II:  $I_C$  is a linear function of  $I_B$  and is practically independent of  $V_{CE}$ . In these conditions the transistor is in its "active" region
- region III:  $V_{CE}$  takes very low values and  $I_C$  depends only on the power supply voltage and the collector resistance  $R_C$  ( $I_{Csat} = Vcc / R_C$ ). The transistor is fully on or in its "saturation" region.




#### Bias circuit with a single power supply

The circuit of figure B18.1 can be obtained with a single power supply using a suitable potential divider (figure B18.5). The previous formulae for the determination of the Q point remain valid if the following substitutions are used:

$$R_{B} = R1 \cdot R2 / (R1 + R2)$$
 B18.7


$$R1 = R_B \cdot Vcc / V_{BB} \qquad B18.8$$

$$R2 = R_{B} \cdot Vcc / (Vcc - V_{BB})$$
B18.9



#### **Classes of Operation**

Transistor amplifier circuits can be classified using the general transfer characteristic as shown in figure B18.6.



The signals to be amplified are normally time variable (ac). In some applications, only a part of the input wave is to be amplified; this is possible if a suitable point on the characteristic is chosen. The different operating modes can be put into three categories, called "class A", "class B" and "class C".

**Class** A

The operating point in the class A is located in the center of the straight section of the transfer curve. In this case, if base current excursions (caused by the input signal) stay within the linear region, the waveform across the output of the amplifier faithfully reproduces that of the input signal.

It follows that the collector current flows for the entire duration of the input signal cycle, and its average value is constant, and equal to that in the Q state. Figure B18.7 shows an example of amplification with a transistor biased for class A operation.





fig.B18.7

As the linear range over which the base and collector currents can vary is limited, it follows that it is not possible to "extract" all the power possible from the transistor. This max. power corresponds to the max. excursion possible of the collector current, i.e. from zero to saturation. The result is that the efficiency of the amplifier, defined as the ratio between the power supplied to the output (Po) and the power taken from the supply (Vcc  $\cdot$  I<sub>CQ</sub>), is very low.

**Class B** 

In this case, the Q point is placed close to the cut-off point of the transistor, so the collector current is very low (with no input signal). In the presence of a signal the current flows only during the positive part of the applied signal. The negative part of the input signal is less than the cut off value, and causes a complete cut-off of the collector current. Figure B18.8 shows this class B method of operation.



With an alternating signal, the collector current flows only for half a period, i.e. 180 degrees. This angle is called the conduction angle. To reconstruct the signal requires two transistors, conduct alternately: one for each half cycle. The typical efficiency of the class B operation is higher than class A.

**Class** C

In class C, the operating point is moved even lower than the cut-off point. The transistor supplies an output signal only if the input signal is at some point sufficiently large to exceed the cut off threshold. The conduction angle is further reduced compared to class B, being even less than 180 degrees. The collector current pulses are very narrow, with a duration less than half a period long. Figure B18.9 shows an example of class C amplification.




fig.B18.9

Although a class C amplifier produces a huge distortion in the output signal, it can operate with high efficiency.

## **B18.2 EXERCISES**

Э мсм4	Disconnect all jumpers
on-board SIS1	Turn all switches <i>OFF</i>
⊃ SIS2	Insert lesson code: B18

Voltage and current measurements will be required on some circuits. If only a single multimeter is available, this will be used sometimes as a voltmeter or at other times as ammeter. When used as a voltmeter, remember to short-circuit the points of the circuit where the ammeter would be inserted.

# Voltage and current measurements at the operating (Q) point

• Produce the circuit of fig.B18.10, connecting the jumpers J2, J6, J8 and the meters. The voltage measurement can be made with the oscilloscope




Fig.B18.10

- adjust Vcc to 20V, and using RV1, set  $I_B$  to 0
- increase  $I_B$  to obtain  $I_C \approx 20$  mA and  $V_{CE} \approx 10$  V

These settings bias the transistor at a Q point defined by:

- I<sub>BQ</sub> ≈100 μA
- $I_{CQ} \approx 20 \text{ mA}$
- $V_{CEQ} \approx 10 \text{ V}$
- from the load line equation Vcc=V\_{CEQ} + R2  $\cdot$   $I_{CQ}$  , calculate the saturation current  $I_{Csat}$
- check this result practically by varying  $I_B$  with RV1. To determine the saturation current  $I_{Csat}$ , try to make  $I_B > 0.1$  mA.
- Determine the cut-off voltage  $V_{\text{CEM}}\,$  also, doing your best to make  $I_{\text{B}}\!=\!\!0$

Q1	What is the voltage $V_{CE}$ in saturation conditions ( $V_{CEsat}$ )?					
	SE	Т				
	A	В				
	1	4	10 V			
	2	5	7 V			
	3	6	2 V			
	4	2	5 V			
	5	3	1 V			
	6	1	0.2V			

#### **Class A amplifier**

Connect jumpers J10, J11, J14, J16, and the ammeter between points • 20 and 21 as in figure B18.11.

• Adjust the function generator for a sine signal with amplitude 0 mV peak-to-peak and 1 KHz-frequency.




fig. B18.11

set Vcc =20 V and adjust RV3 to obtain  $I_{CQ} \approx 10$  mA •

With no signal from generator G, the channel 2 of the oscilloscope displays a constant voltage equal to  $V_{CEQ} + R10 \cdot I_{CQ}$ 

- progressively increase the amplitude of the signal supplied by the ٠ generator, until there is 50 mV peak-to-peak on channel 1 of the oscilloscope
- note the output voltage on channel 2 ٠

## **Q2** What is the behavior of the output signal?

#### SET

- A B
- 1 3 the signal is a sine wave overlaid on a d.c. bias component
- 2 5 the signal is sine wave with zero average value
- 3 1 the signal is triangular wave
- 4 2 the signal is square-wave 5 4 the signal is sine wave with
  - 4 the signal is sine wave with frequency double that of the input signal

Due to the signal applied to the Base of the transistor, we can say that the instantaneous Q point "moves" along the load line, producing a variable signal vce across the output. The excursions of the Q point on the load line are symmetrical with respect to the bias values  $V_{CEQ}$  and  $I_{CQ}$ .

• Move the channel 2 of the oscilloscope to the other side of capacitor C2, and display the output signal again

You will see that capacitor C2 enables us to decouple the output signal, that is to remove the dc component  $V_{CEQ}$ 

• Increase the amplitude of the input signal, and note the behavior of the output signal on the oscilloscope

When the input voltage increases, the output signal has distortions, due to the fact that the excursions of the Q point then reach the saturation regions

Q3 To obtain the max. signal without distortion at the output, what should V<sub>CEQ</sub> be, in theory?

#### SET

- A B
- 1 6 2·Vcc
- 2 1 Vcc  $R9 \cdot I_{CO}$
- 3 4 Vcc
- 4 2 Vcc/2
- 5 3 Vcc/4
- 6 5  $R9 \cdot I_{CO}$

## Amplifiers in class B and C

- In the circuit of fig.B18.11, adjust  $I_{CQ}$  to about 5 mA by means of RV3
- adjust the function generator for a sine wave signal with 50mV amplitude peak-to-peak and 1KHz frequency
- set channel 2 of the oscilloscope to DC
- slowly increase the bias voltage  $V_{\text{CEQ}}$  and reducing  $I_{\text{BQ}}$ , observing the behavior of the output voltage at the collector
- **Q4** *How does the displayed signal change?*

## SET

- A B
- 1 5 the signal becomes triangular
- 2 3 the signal is zero
- 3 4 the signal doubles its frequency
- 4 1 the signal becomes square-wave
- 5 2 the signal becomes distorted

This is because the transistor starts entering cut-off. If  $I_{BQ}$  continues to decrease, you will see a signal corresponding only to the positive half-waves of the input signal, which may raise the Q point above the cut-off region of the transistor.

The circuit now operates in class B, and so only the positive half waves of the input signal are amplified.

• reduce I<sub>BQ</sub> again, and check the voltage across the transistor

For a low value of  $I_{BQ}$  the output signal can become zero, if the input signal does not have sufficient amplitude to take the transistor outside the cut-off region. If the circuit amplifies only a small part of the positive half wave (conduction angle < 180°), then the operation is in class C.

## **B18.3 SUMMARY QUESTIONS**

**Q5** What does it mean to bias a transistor?

#### SET

- A B
- 1 4 to adjust the parameters  $I_B$ , Vcc and  $R_C$  to obtain the max. voltage and current gain
- 2 3 to adjust a circuit so that, at the operating point, the values of the output voltage and current are independent of the input ones
- 3 5 to adjust a circuit so that, at the operating point, the output and input voltages and currents take fixed values
- 4 1 to eliminate the dependence of the circuit's operation on temperature
- 5 2 to take the power supply voltage of the circuit to the optimum value
- **Q6** The operation class of an amplifier depends on:

#### SET

- $A \quad B$
- 1 3 the device used
- 2 4 the amplification value
- 3 5 the excursion of the signal which is needed
- 4 1 the power supply voltage
- 5 2 the biasing
- **Q7** In a common emitter amplifier, the Q point ( $V_{CEQ}$ ,  $I_{CQ}$ ) and the power supply voltage Vcc are known. What is the collector resistance  $R_C$ ?

#### SET

- $A \quad B$
- $1 \quad 4 \quad (\text{Vcc} \text{V}_{\text{CEQ}}) / \text{I}_{\text{CQ}}$
- $2 \quad 3 \quad (V_{BB} V_{BEQ}) / I_{BQ}$
- $3 \quad 1 \quad V_{CEQ} / I_{CQ}$
- 4 5  $\operatorname{Vcc} \operatorname{V}_{BB} / \operatorname{I}_{BQ}$
- 5 2  $\operatorname{Vcc} \operatorname{V}_{BB} / \operatorname{I}_{CQ}$
- **Q8** A single transistor amplifier produces an output signal which faithfully represents the input signal. What is its operating class?

#### SET

- A B
- 1 2 A
- 2 3 B
- 4 5 A-B
- 5 4 A-C

# **LESSON B19: Q POINT STABILIZATION**

## **OBJECTIVES**

- To study the self-heating effect of the collector current  $I_C$  and the effect of temperature on the base-emitter voltage  $V_{BE}$
- To measure the gain variation in a common emitter amplifier with an emitter resistor
- To vary the output resistance of a circuit with collector-base resistance
- To stabilize the effect of the collector-base resistance

## **EQUIPMENT REQUIRED**

- base unit for the IPES system (power supply mod.PS1-PSU/EV or PSLC/EV, module holder structure mod. MU/EV), Individual Control Unit mod. SIS1/SIS2/SIS3 (optional).
- experiment module mod.MCM4/EV
- oscilloscope
- multimeter
- function generator

#### **B19.1 BASIC THEORY**

The Q point of a transistor can vary due to:

- temperature
- aging
- replacing the component (the characteristics of transistors, even of the same type have a large statistical spread).

#### Thermal effects


The collector current causes a power dissipation which results in an increase of the junction temperature.

The collector leakage current  $I_{CBO}$  is proportional to the junction temperature: we can say that it doubles for every  $10^{\circ}$  rise in temperature. As the collector current  $I_C$  is equal to  $I_{CBO} + \alpha \cdot I_E$ , the total collector current increases with the leakage current and so with the junction temperature.

Also the Base-Emitter voltage  $V_{BE}$  depends on temperature. When the temperature increases  $V_{BE}$  drops by about 2.5 mV/°C. It follows that  $I_B$  increases with temperature, and so  $I_C$  also increases.

## Stabilization circuit with emitter resistor

One of the simplest ways to stabilize the operating point is to add a resistance  $R_E$  onto the emitter (figure B19.1).



Suppose for example that  $I_{CQ}$  increases, then the voltage drop across  $R_E$  increases; it follows that the voltage  $V_{BEQ}$  falls, and with it the base current  $I_{BQ}$ , causing  $I_C$  to decrease. This is an example of negative feedback.

# Stabilization circuit with collector-base resistance

The circuit of figure B19.2 also helps stabilize the Q point. If the collector current increases the voltage drop across  $R_C$  increases too, which reduces the collector voltage  $V_{CE} = Vcc - I_C \cdot R_C$ . As  $I_B$  is approx.  $V_{CE} / R_F$  [actually  $I_B = (V_{CE} - V_{BE})/R_F$ ], there is a reduction in the base current and so the collector current  $I_C$  tends to decrease.




fig.B19.2

#### Circuit with emitter resistance: stability parameters

*Influence of ICBO* Suppose for the moment that the only variable parameter is the reverse current of the base-collector junction (I<sub>CBO</sub>): the current stability (Si) of the circuit is given by:

or:  

$$\frac{\Delta I_{C}}{\Delta I_{CBO}} = \frac{\beta \cdot (R_{B} + R_{E})}{(R_{B} + \beta \cdot R_{E})}$$
B19.1
$$\frac{R_{B}}{R_{E}} = \frac{\beta \cdot (Si - 1)}{(\beta - Si)}$$
B19.2

Note that the smaller Si is, the higher is the stability. A stability factor Si < 10 characterizes a good circuit – which in this case gives  $R_B < 9 \cdot R_E$ .

## Influence of $V_{BE}$

Suppose now that the only variable is  $V_{BE}$ , with  $I_{CBO}$  and  $\beta$  constant. The stability voltage factor (Sv) is equal to:

$$S_{V} = \frac{\Delta I_{C}}{\Delta V_{BE}} = -\frac{1}{R_{B}/\beta + R_{E}}$$
B19.3

You can say that a good circuit has a voltage stability less than 10%. In this case, with the  $R_B < 9 \cdot R_E$  the formula becomes:

$$S_V = -1/R_E$$
B19.4

This formula can be rearranged as :

$$\frac{\Delta I_{C}}{---} = -\frac{\Delta V_{BE}}{R_{E} \cdot I_{C}}$$
B19.5

The stability is max. in this case for the max. value of  $R_E \cdot I_C$ . A variation of 5-10 % of  $I_C$  due to the variation of  $V_{BE}$  is usually acceptable. From equation B19.5, this will be the case if :

$$\mathbf{R}_{\mathrm{E}} \cdot \mathbf{I}_{\mathrm{C}} \approx 10-20 \cdot |\mathbf{V}_{\mathrm{BE}}| \qquad \qquad \mathbf{B}\mathbf{19.6}$$

## Influence of the gain $\beta$

Suppose that the single variable is  $\beta$  with  $V_{BE}$  and  $I_{CBO}$  constant; the gain stability factor can be expressed as:

$$S_{\beta} = \frac{\Delta I_{C}}{\Delta \beta} = \frac{I_{C} \cdot S_{i2}}{\beta 1 \cdot (1+\beta 2)}$$
 B19.7

where  $S_{i2}$  is calculated with equation B19.1 for  $\beta=\beta 2$ . From this equation you can find  $R_B/R_E$  calculating  $S_{i2}$  , if  $\beta 1$  and  $\beta 2$  are known.

## General guide

For a germanium transistor, a value of S in the order of 10 generally ensures a good stability for the current  $I_{CBO}$ . In this case the effects of variations in  $\beta$  are much reduced. In absence of data you can aim for a voltage drop across  $R_{\rm E}$  equal to 1/10 of the power supply voltage (corresponding to  $R_E$  nine times less than  $R_B$ )

$$R_{\rm E} \cdot I_{\rm C} = Vcc/10 \qquad B19.8$$
$$R_{\rm B} = 9 \cdot R_{\rm E} \qquad B19.9$$

For a silicon transistor, the stability of the Q point essentially depends on the gain  $\beta$ , while the effect of I<sub>CBO</sub> can be neglected. In absence of data, an emitter resistance can be chosen 30 times less than the base one:

B19.9

$$R_{\rm B} = 30 \cdot R_{\rm E} \qquad \qquad B19.10$$

## Effect of stabilization on the signal

The dynamic operation of an amplifier is altered by the stabilization network; in particular, the voltage amplification is considerably reduced. This effect can be overcome by making the stabilization network "invisible" for dynamic (ac) operation:

- in the circuit of fig. B19.3, the emitter is connected to ground (for the a.c. signal), by inserting a capacitor in parallel with  $R_E$
- in the circuit of fig. B19.4, the mid point of  $R_{\rm F}$  is set to ground by inserting a capacitor




figure B19.3

figure B19.4

## **B19.2 EXERCISES**

Э мсм4	Disconnect all jumpers
on-board SIS1	Turn all switches <i>OFF</i>
SIS2	Insert lesson code: B19

Voltage and current measurements will be required on some circuits. If only a single multimeter is available, this will be used sometimes as a voltmeter or at other times as ammeter. When used as a voltmeter, remember to short-circuit the points of the circuit where the ammeter would be inserted.

## Stabilization circuit with $R_E$

Observation of the effects of temperature

- Connect jumpers J10, J11, J15, and the meters as in figure B19.5, with Vcc set to 20 V
  - Adjust trimmer RV3 make  $I_C$  about 10 mA
  - connect jumper JT for a couple of minutes, to connect power to the heating resistor and heat up T5
  - note how the voltage  $V_{BE}$  and current  $I_C$  change when the temperature increases. Lastly, disconnect jumper JT




fig.B19.5

- **Q1** When the temperature increases what happens to this voltage and current?
  - SET
  - A B
  - 1 3 the two variables are unaltered
  - 2 5 the current drops and the voltage increases
  - 3 1 the current stays constant and the voltage drops
  - 4 2 the current increases and the voltage drops
  - 5 4 the current goes to zero and the voltage increases
  - Disconnect jumper J15 and connect the resistance R10 by inserting J14
  - adjust trimmer RV3, to take the collector current to 10 mA
  - connect JT again and repeat the last measurement

Due to the stabilization effect of  $R_E = 100 \Omega$  set in the emitter, you should find that the variation of  $V_{BE}$  and  $I_C$  are much smaller

- connect the ammeter across J11 and measure the base current  $I_{\rm B}$  when the collector current is 10 mA
- calculate the static current gain  $h_{FE} = I_C / I_B \approx \beta$

#### **Q2** *What is the calculated current gain?*

- SET A В 1 5  $h_{FE} = 0 - 1$ 2 3  $h_{FE} = 1 - 50$ 3  $h_{FE} = 50 - 90$ 4 4 2  $h_{FE} = 90 - 150$ 5 1  $h_{FE} > 150$
- Disconnect jumpers J10, J11 and measure the resistance  $R_{\rm BM}$  between the central terminal of the trimmer and ground
- calculate the equivalent base resistance R<sub>B</sub> using B18.7:

$$R_{\rm B} = \frac{R_{\rm BM} \cdot [(RV3 - R_{\rm BM}) + R6]}{RV3 + R6}$$

• with the values of  $\beta$  and  $R_B$  determined above and using equation B19.3 calculate the stability factor Sv.

**Q3** What is the stability factor Sv?

#### SET

- A B
- 1 6 between 1 and 2
- 2 5 between 2 and 3
- 3 4 between -1 and 0
- 4 1 between 20 and 30
- 5 3 between 10 and 20
- 6 2 between 0 and 1

### Effect of $R_E$ on the gain of an amplifier

• Connect jumpers J11, J15, J10 and the ammeter to produce the circuit shown in figure B19.6




fig.B19.6

- set Vcc=20 V and adjust RV3 to obtain  $I_{CQ} = 10 \text{ mA}$
- adjust the function generator to a sine wave signal with amplitude of 50 mV peak-to-peak and 1KHz-frequency
- measure the peak-to peak voltage of the output signal on channel 2 of the oscilloscope, and calculate the voltage amplification Av of the circuit:

Av = Vout/Vin

The value of Av is about 300, although this value can vary, and depends on the  $h_{\mbox{\scriptsize FE}}$  of the transistor

- Disconnect jumper J15 and connect J14, to insert the resistor R10 into the emitter
- adjust RV3 to get  $I_{CQ} = 10 \text{ mA}$
- measure the output signal's voltage again and calculate the amplification for the modified circuit.

- **Q4** The amplification has changed compared to the former circuit. Which has caused the change?
  - SET
  - A B
  - 1 3 the insertion of  $R_E$  which introduces a reaction in the circuit and increases the amplification
  - 2 5 the insertion of  $R_E$  which increases the stability but reduces the amplification
  - 3 1 an increase of the signal generator voltage
  - 4 2 an increase of the transistor temperature
  - 5 4 none of the above

#### Effect of the decoupling capacitor

- In the last circuit, connect jumper J16 to insert capacitor C3 in parallel with R10
- with the oscilloscope, measure the amplitude of the output signal, and calculate the voltage amplification
- compare this result with that obtained in the last chapter

The insertion of the decoupling capacitor C3 eliminates the feedback effect for the ac component of the signal. This gives a high gain (for ac) once more, similar to the gain that was obtained without  $R_E$ 

<b>c</b> on-board SIS1	Turn switch S3 ON
<b>Э</b> <i>SIS2</i>	Press "INS"

**Q5** *From measurements on the circuit, what fault has been inserted?* 


#### SET

- A B
  1 4 the collector and the emitter of T5 are short-circuited
- 2 5 the circuit on the base of T5 is disconnected
- 3 1 the base and the emitter of T5 are short-circuited
- 4 3 the resistance R10 has been increased
- 5 2 the resistance R9 is disconnected

on-board SIS1	Turn switch S3 OFF

### Stabilization circuit with collector-base resistance

• Connect jumpers J12, J15 and the ammeter as in figure B19.7



- Adjust voltage Vcc get a current  $I_{CQ}$  of 5 mA
- connect jumper JT for a few seconds, to provide power to the heating resistor and heat up transistor T5
- note the behavior of the current IC as the temperature increases. Then disconnect jumper JT and allow transistor T5 to cool
- disconnect jumper J12 and connect J10 and J11
- adjust trimmer RV3, and take the collector current to 5 mA
- · insert JT again and repeat the last measurement

The variations of  $I_C$  are smaller when the feedback resistor R8 is inserted.

#### **B19.3 SUMMARY QUESTIONS**

**Q6** The purpose of the emitter resistance  $R_E$  is to:

#### SET

- A B
- 1 4 decrease the temperature of the collector-emitter junction
- 2 5 make the circuit less sensitive to temperature variations
- 3 1 calculate the emitter current 4 2 isolate the emitter from the c
  - 2 isolate the emitter from the circuit ground
- 5 3 protect the emitter from stray voltage pulses

**Q7** The stability of the operating point of a transistor is improved by inserting a :

### SET


- A B
- 1 3 resistance between base and emitter and capacitance between emitter and ground
- 2 5 resistance between emitter and ground or capacitance between emitter and ground
- 3 2 resistance between collector and power supply
- 4 1 resistance between emitter and ground or resistance between collector and base
- 5 4 resistance between collector and base or capacitance between emitter and ground
- **Q8** A circuit has a good stability when Si is:

#### SET

- A B
- 1 2 less than the 10%
- $2 \quad 4 \qquad \text{more than the } 10\%$
- 3 1 equal to the gain  $h_{FE}$
- $4 \quad 5 \quad 2 \cdot R_B / R_E$
- 5 3 calculated as operating point in the saturation region
- **Q9** The operating point of a silicon transistor is stabilized with an emitter resistance  $R_E$ . What is a typical value for  $R_E$ ?

#### SET

- A B
- $1 \quad 3 \quad R_E = R_B / 9$
- 2 5  $R_E = R_B/30$
- 3 4  $R_E = Vcc/(10 \cdot I_C)$
- 4 1  $I_C=10 \cdot I_B$
- 5 2  $Vcc=2 \cdot V_{CE}$



### **APPENDIX "A": SYMBOLS USED**

The following points sum up the notation used for the voltages and currents.

- 1. The instantaneous values of the variables varying in time are represented with small letters ("v" for the voltage and "i" for the current)
- 2. the average value of the variables in time, or quantities which remain constant, are represented by the corresponding capital letters ("V" for the voltage and "I" for the current)
- 3. the terminals of a device are identified by the first capital letter of the name of the terminal (B=Base; D=Drain, etc.)
- the currents in a device have an index letter corresponding to the terminal to which they refer to (e.g.: i<sub>B</sub>, I<sub>B</sub>, i<sub>b</sub>, Base currents; i<sub>D</sub>, I<sub>D</sub>, i<sub>d</sub>, Drain currents). The voltages between two terminals are identified by the indexes indicating those terminals (e.g.: v<sub>be</sub>, v<sub>BE</sub>, V<sub>BE</sub>, voltage between Base and Emitter)
- 5. the maximum value and the average value have the index in capitals (e.g.:  $i_B$ ,  $I_B$  for the currents;  $v_{BE}$ ,  $V_{BE}$  for the voltages)
- 6. the index for ac, or incremental components is in small letters (e.g.:  $i_b$  for the currents;  $v_{be}$  for the voltages).
- 7. the power supply voltage is usually indicated by repeating the capital index of the electrode to which it refers to, e.g.  $V_{CC}$  (although this symbol is sometimes used indiscriminately when the power is applied to other terminals, such as the Drain or Anode)

# APPENDIX "B": DATA SHEETS

- transistor NPN BC337
- transistor PNP BC327
- JFET BF245
- phototransistor TIL81
- photodiode TIL100
- photoresistor NSL467
- RTD PTC thermistor
- RTD NTC thermistor


## BC337, BC338

#### NPN Sillcon Epitaxial Planar Transistors

for switching and amplifier applications. Especially suitable for AF-driver stages and low power output stages.

These types are also available subdivided into three groups -16, -25 and -40, according to their DC current gain. As complementary types the PNP transistors BC327 and BC328 are recommended.

On special request these transistors are also manufactured in the pinconfiguration TO-18.



Plastic package 10D3 according to DIN 41870 (~ TO-92) The case is impervious to light

Weight approximately 0.18 g Dimensions in mm

#### Absolute Maximum Ratings

	Symbol	Value	Uni
BC337 BC338	V <sub>CES</sub> V <sub>CES</sub>	50 30	v v
BC337 BC338	, V <sub>CEO</sub> V <sub>CEO</sub>	45 25	v v
	VEBO	5	v
	lc	800	mA
	I <sub>CM</sub>	1	A
	i <sub>e</sub>	100	mA
	Ptot	625 <sup>1)</sup>	Wm
	T <sub>j</sub>	150	°C
	Tg	-55 to +150	°C
	BC338 BC337	BC337 BC338         Vces Vces           BC337 BC338         Vceo Vceo           Vceo         Vceo           Vceo         Vceo           Ic         Ic           Icm         Ig           Piot         T <sub>j</sub>	BC337 BC338         V <sub>CES</sub> V <sub>CES</sub> 50 30           BC337 BC338         V <sub>CEO</sub> V <sub>CEO</sub> 45 25           VEBO         5           Ic         800           Ic         800           Ic         1           Ie         100           Ptot         625 <sup>11</sup> T <sub>1</sub> 150

### BC337, BC338

	Symbol	Min.	Тур.	Max.	Unit
DC Current Gain					
at $V_{CE} = 1 V$ , $I_C = 100 \text{ mA}$ BC337, BC3	38 h <sub>FF</sub>	100	-	630	l _
	16 h <sub>FE</sub>	100	160	250	_
	25 h <sub>FE</sub>	160	250	400	-
	40 h <sub>FE</sub>	250	400	630	_
$V_{CE} = 1 V, I_C = 300 mA$ BC337, BC3	38 h <sub>FE</sub>	60	i –	-	-
Current Gain Group	16 hee	60	130	-	- 1
	25 h <sub>FE</sub>	100	200	1 -	-
	40 h <sub>fE</sub>	170	320	-	-
Collector Cutoff Current					
t V <sub>CE</sub> = 25 V BC3	38 I <sub>CES</sub>	-	2	100	nA
$t V_{CE} = 45 V$ BC3		-	2	100	nA
$t V_{CE} = 25 V, T_{amb} = 125 °C$ BC3	38 I <sub>CES</sub>	-	-	10	μA
$t V_{CE} = 45 V, T_{amb} = 125 °C$ BC3	37 I <sub>CES</sub>	-	-	10	μA
Collector Emitter Breakdown Voltage					
$t l_c = 10 \text{ mA}$ BC3	38 V(BRICEO	20	-	-	v
BC3		45	-	-	v
Collector Emitter Breakdown Voltage				1	
t I <sub>C</sub> = 0.1 mA BC3	38 V <sub>(BR)CES</sub>	30	-	-	v
BC3	37 V <sub>(BR)CES</sub>	50	-	-	V
Emitter Base Breakdown Voltage it I <sub>E</sub> = 0.1 mA	V <sub>(BR)EBO</sub>	5,	-	-	v
Collector Saturation Voltage at $I_{C} = 500 \text{ mA}$ , $I_{B} = 50 \text{ mA}$	V <sub>CEsst</sub>	-	-	0.7	v
Base Emitter Voltage It $V_{CE} = 1 \text{ V}$ , $I_C = 300 \text{ mA}$	V <sub>BE</sub>	-	-	1.2	v
Gain Bandwidth Product It $V_{CE}$ = 5 V, I <sub>C</sub> = 10 mA, f = 50 MHz	fT	-`	100	-	MHz
Collector Base Capacitance t V <sub>CB</sub> = 10 V, <i>t</i> = 1 MHz	Ссво	-	12	-	pF
hermal Resistance Junction to Ambient	Bma	-	_	200")	к/ <b>w</b>


### BC327, BC328

#### PNP Silicon Epitaxial Planar Transistors

for switching and amplifier applications. Especially suitable for AF-driver stages and low power output stages.

These types are also available subdivided into three groups -16, -25 and -40, according to their DC current gain. As complementary types the NPN transistors BC337 and BC338 are recommended.

On special request these transistors are also manufactured in the pinconfiguration TO-18.



Plastic package 10D3 according to DIN 41870 (≈ TO-92) The case is impervious to light

Weight approximately 0.18 g Dimensions in mm

#### Absolute Maximum Ratings

		Symbol	Value	Unit
Collector Emitter Voltage	BC327 BC328	-V <sub>CES</sub> -V <sub>CES</sub>	50 30	v v
Collector Emitter Voltage	BC327 BC328	-V <sub>CEO</sub> -V <sub>CEO</sub>	45 25	v v
Emitter Base Voltage		-V <sub>EBO</sub>	5	v
Collector Current		-lc	800	тА
Peak Collector Current		-icm	1	A
Base Current			100	mA
Power Dissipation at Tame = 25 °C		Ptot	625''	Wm
Junction Temperature		Tj	150	°C
Storage Temperature Range		Ts	-55+150	 °C
<sup>1)</sup> Valid provided that leads are kept at ambient t	emperature at a distance	e of 2 mm from a		<u> </u>

### BC327, BC328

#### Characteristics at Tamb = 25 °C

C Current Gain					
t-V <sub>CE</sub> = 1 V, -I <sub>C</sub> = 100 mA BC327, BC328	hre	100	- 1	630	- 1
Current Gain Group 16	hre	100	160	250	-
25	hre	160	250	400	_
40	hee	250	400	630	
$t - V_{CE} = 1 V_{,} - I_{C} = 300 \text{ mA}$ BC327, BC328	hee	60	-	-	
Current Gain Group 16	hee	60	130		
25	her	100	200		
40	hre	170	320	_	_
hermal Resistance Junction to Ambient	Riha	_	_	200''	K/W
			<u> </u>		
collector Cutoff Current				1	
$t - V_{CE} = 25 V BC328$	CES	-	2	100	nA
$t - V_{CE} = 45 V BC327$	-I <sub>CES</sub>	-	2	100	nA
$t - V_{CE} = 25 V, T_{amb} = 125 °C$ BC328	-ICES	-	-	10	μA
$t - V_{CE} = 45 \text{ V}, T_{amb} = 125 \text{ °C}$ BC327			-	10	μA
ollector Emitter Breakdown Voltage					
$t \rightarrow c = 10 \text{ mA}$ BC327	-V(BRICEO	45	_	_	l v
BC328	-V(BRICEO	25	-	-	v
	+				
ollector Emitter Breakdown Voltage		~			ł
$t - l_c = 0.1 \text{ mA}$ BC327	-V(BR)CES	50	-	-	V
BC328	-V(BR)CES	30		-	V
mitter Base Breakdown Voltage at -ie = 0.1 mA	-V(8R)680	5	-	-	v
collector Saturation Voltage	-V <sub>CEset</sub>	-	-	0.7	v
$t - I_{\rm C} = 500 {\rm mA}, - I_{\rm B} = 50 {\rm mA}$					
ase Emitter Voltage at $-V_{CE} = 1V$ , $-I_C = 300$ mA	-V <sub>BE</sub>	-	-	1.2	v
tain Bandwidth Product t $-V_{CE} = 5 V, -I_C = 10 \text{ mA}, f = 50 \text{ MHz}$	f <sub>T</sub>	_	100	-	MHz
collector Base Capacitance at $-V_{CB} = 10$ V, f = 1 MHz	Ссво	-	12	-	pF

## BC327, BC328

Characteristics at  $T_{amb} = 25 \ ^{\circ}C$ 

	Symbol	Min.	Typ.	Max.	Unit
DC Current Gain					
$at - V_{CE} = 1 V, -I_C = 100 mA$ BC327, BC328	b	100			
Current Gain Group 16	h <sub>re</sub>	100	-	630	- 1
·	h <sub>FE</sub>	100	160	250	- 1
25	hre	160	250	400	-
40	h <sub>re</sub>	250	400	630	
$at - V_{CE} = 1 V_{,} - I_{C} = 300 \text{ mA}$ BC327, BC328	h₌∈	6 <b>0</b>	-	_	-
Current Gain Group 16	h <sub>FE</sub>	6 <b>0</b>	130		-
25	h <sub>FE</sub>	100	200	-	-
40	hre	170	320	-	-
			520	-	-
Thermal Resistance Junction to Ambient	RthA		-	200")	K/W
Collector Cutoff Current	1			+	<u> </u>
at -V <sub>CE</sub> = 25 V BC328	, 1				
$at - V_{CE} = 45 V BC327$	CES	-	2	100	nA
at -V <sub>CE</sub> = 25 V, T <sub>amb</sub> = 125 °C BC328	CES	-	2	100	пА
	-lces	-	- 1	10	μA
at -v <sub>CE</sub> = 45 V, I <sub>amb</sub> = 125 °C BC327	-I <sub>CES</sub>	-	- 1	10	μA
Collector Emitter Breakdown Voltage				<u> </u>	
at $-I_c = 10 \text{ mA}$ BC327	V				]
BC328	-V(BR)CEO	45	-	-	l v
5028	-V(BR)CEO	25	-	-	l v
Collector Emitter Breakdown Voltage					
at $-I_c = 0.1 \text{ mA}$ BC327	V	<b>c o</b>			
8C328	-V(BR)CES	50	-	-	V
	-V(BR)CES	30	-	-	V
Emitter Base Breakdown Voltage at -I <sub>E</sub> = 0.1 mA	-V(BR)EBO	5	-	-	v
Collector Saturation Voltage					
at $-l_c = 500$ mA, $-l_B = 50$ mA	-V <sub>CEset</sub>	-	-	0.7	v
					-
Base Emitter Voltage at $-V_{CE} = 1V_1 - I_C = 300 \text{ mA}$	-V <sub>BE</sub>	_	_	1.2	
Gain Bandwidth Broduct				1.4	v
Gain Bandwidth Product	fr	-	100	_	MHz
$at - V_{CE} = 5 V, -i_C = 10 mA, f = 50 MHz$					WITZ
Collector Base Capacitance at -V <sub>CB</sub> = 10 V, f = 1 MHz	Cceo		10		
	-CBO	-	12	-	ρF


### BF245 N-CHANNEL EPITAXIAL PLANAR SILICON FIELD EFFECT TRANSISTOR

- VHF-Amplifiers and Mixer
- Common-Gate Circuits for Radio Frequency Application with Low Input Resistance and Small Feedback
- fg = 700 MHz typ
- $1/g_{11s} = 4 k\Omega$
- |Y21sl = 5.5 mS typ
- C12s = 1.1 pF typ

#### description

These components are tested according to the appropriate test method of MIL-STD-750. By special agreement, they can also be tested additionally to MIL or DIN specifications.

#### mechanical data



#### absolute maximum ratings at 25°C free air temperature (unless otherwise noted)

Drain-Gate Voltage	
Drain-Source Voltag	• · · · · · · · · · · · · · · · · · · ·
Continuous Device D	Dissipation at 25°C Free Air Temperature (See Note 1)
Storage Temperature	Range
Lead Temperature 1	/16 Inch from Case for 10 Seconds

#### NOTE: 1. Denote linearly to 150°C free air temperature at the rate of 2.4 mW/°C.

### BF245 N-CHANNEL EPITAXIAL PLANAR SILICON FIELD EFFECT TRANSISTOR

### electrical characteristics at 25°C free air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
-V(BR)GSS	Gate-Source					
- *(UN)GSS	Breakdown Voitage	$-1_{G} = 1  \mu A.  V_{DS} = 0$	30			V V
<sup>-1</sup> GSS	Gate Reverse Current	$-V_{GS} = 20 V. V_{OS} = 0 V$			5	nA
1	Zero-Gate-Voltage	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V				
10 <b>55</b>	Drain Current	See Note 2	2		25	mA
-V <sub>GS</sub>	Gate-Source Voltage	$V_{DS} = 15 V, I_D = 200 \mu A$	0.4		7.5	v
	Gate-Source					_
-VGS(011)	Cutoff Current	$V_{DS} = 15 V, I_D = 10 nA$	0.5		8.0	v
Y219	Smell-Signet Common-Source	$v_{DS} = 15 V, -V_{GS} = 0 V,$				
* 21sł	Forward Transfer Admittance	f=1 KHz	3.0	5.5	6.5	<b>m5</b>
!a	Common-Source Bandwidth	$V_{DS} = 15 V, -V_{GS} = 0 V.$				
·9	Common Source Bandwidth	See Note 3		70 <b>0</b>		MHz
C <sub>126</sub>	Common-Source Short-Circuit	$v_{DS} = 20 V, -V_{GS} = 1 V.$				
- 126	Reverse Transfer Capacitance	f=t MHz		1.1		٥F
C119	Common-Source Short-Circuit	$V_{DS} = 20 V, -V_{GS} = 1 V,$			<u> </u>	
	Input Capacitance	f == 1 MHz		4.0		DF
229	Common-Source Short-Circuit	V <sub>OS</sub> = 20 V, -V <sub>GS</sub> = 1 V.				+
- 128	Output Capacitance	f = 1 MHz		1.8		₽ <b>#</b>
		$v_{OS} = 20 V, -V_{GS} = 1 V,$				
1/9+++	Smell Signel Common-Source	f= 100 MHz		14	ļ	kΩ
	Input Inpedance	V <sub>DS</sub> = 20 V, -V <sub>GS</sub> = 1 V,	1			
		f = 200 MHz		4		kΩ


NOTES: 2. This value must be measured using pulse techniques:  $t_p \leq 300$  //E, duty cycle  $\leq 2$  %.

3. Frequency at which the real part of the Forward Transfer Admittance has failen by 3 dB refered to the volue at 1KH2.

### BF245 N-CHANNEL EPITAXIAL PLANAR SILICON FIELD EFFECT TRANSISTOR

#### On request following IDSS/VGS-Groups can be delivered

	PARAMETER	TEST CONDITION	s	MIN	MAX	UNIT
			Group A	2.0	6. <b>5</b>	mA
<sup>I</sup> D <b>SB</b>	Zero Gate Voltage Orain Current	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V	Group B	6.0	15	mA
			Grou <b>p C</b>	12	25	тA
			Group A	0.4	2.2	v
-V <sub>GS</sub>	Gate-Source Voltage	$V_{DS} = 16 V, I_{D} = 200 \mu A$	Group 8	1.6	3.8	v
			Group C	3.2	7.5	v




#### description

The TIL100 is a high-speed PIN photodiode designed to operate in the reverse-bias mode. It provides low capacitance with high speed and high photosensitivity suitable for near-infrared applications.

#### mechanical data

The photodiode chip is mounted on a lead frame and molded in a black infrared-transmissive plastic. The active chip area is typically 8,83 square millimeters (0.0137 square inches). Its centerline is nominally 4 millimeters (0.157 inch) above the seating plane.



# absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

6 Reverse Voltage Continuous Power Dissipation at (or below) 25°C Free-Air Temperature (See Note 1) Operating Free-Air Temperature Range	· · · · · · 30 V
Operating Free-Air Temperature Range Storage Temperature Range Lead Temperature 1,6 mm (1/16 Inch) from Case for 3 Seconds	25°C to 100°C
Lead Temperature 1,6 mm (1/16 Inch) from Case for 3 Seconds	25°C to 100°C - 260°C
NOTE 1 Derate linearly to 100°C free-air temparature at the rate of 2 mW/°C.	

#### TYPE TIL100 Large-Area Silicon Photodiode

ſ	, b	ARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
ľ	V(BR)	Breakdown Voltage	1q = 100 #A,	ۥ1 - 0		30			V
ł	0 <sup>1</sup>	Oark Current	Vq = 10 V,	E, t . O	Y		5 (	2 50	۸n
_	1	Light Current	Vg = 10 V.	Ee <sup>†</sup> = 2.5 µW/m	m <sup>2</sup> at 940 nm	Dt	• 5		ıA
<u></u>	GT	Total Capacitance	VR = 3 V,	$E_e^{\dagger} = 0,$	t = 1 MHz		30	50	øF
シャ	l,	Rise Time	Vg = 10 V.	31 = 1 kB			100		ms
	te	Fall Time	VA = 10 V.	R1 = 1 kG			100		ns

Trrediense ( $\mathbf{E}_{\mathbf{e}}$ ) is the radiant power per unit area incident on a surface.

#### TYPICAL CHARACTERISTICS

TOTAL CAPACITANCE





FIGURE 1

REVERSE CURRENT

RRADIANCE




### TYPES TIL81/TIL99 NPN PLANAR SILICON PHOTOTRANSISTORS

MARCH 1972 - REVISED AUGUST 1978

- Recommended for Application in Character Recognition, Tape and Card Readers, Velocity Indicators, and Encoders
- Spectrally and Mechanically Matched with TIL31/TIL33 IR-Emitters
- Glass-to-Metal-Seal Header
- Base Contact Externally Available
- Saturation Level Directly Compatible with Most TTL/DTL

#### mechanical data

The device is in a hermetically sealed package with glass window. The outline of the TIL81/TIL99 is similar to TO-18 except for the window. All TO-18 registration notes also apply to this outline,



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

	Collector-Base Voltage						
	Collector-Emitter Voltage		•••••	· · · · · · · ·	• • • • • • •		<b>50 V</b>
	Collector-Emitter Voltage	• • • •		• • • • • • •	• • • • • • •	• • • •	<b>30 V</b>
	Emitter-Base Voltage	· · · ·	• • • • •	· · · · · · ·		• • • •	· · · · 7 V
9	Emitter-Collector Voltage	• • • •		• • • • • • •		• • • •	<b>7 V</b>
J	Continuous Collector Current Continuous Device Dissipation	at for bein		• • • • • • • • •		• • • • •	
	Operating Free Air Termorrow					• • • • •	2 <b>50 m₩</b>
	Operating Free-Air Temperatur Storage Temperature Record	e nange	• • • • •	• • • • • • •		· · · .	-65°C to 125°C
	Storage Temperature Range	1/18 1					-65°C to 150°C
	Lead Temperature 1,6 mm (	incn	Firom Case	For 10 Seconds	• • • • • • •		

NOTE 1: Denue linearly to 125°C free-air temperature at the rate of 2.5 mW/°C.

#### TYPES TIL81/TIL99 NPN PLANAR SILICON PHOTOTRANSISTORS

#### electrical characteristics at 25 °C free-sir temperature (unless otherwise noted)


	PARAMET	ren		TES	T CONDITIC	Hd <b>S</b>	MIN	TYP	MAX	UNIT
V(88)C80	Collector-Base	Greekd	own Voltage	IC = 100 μA.	ie +0.	H = 0	50			V
VIBRICEO	Collector-Emin	nitter-Collector Breekdown Voltage		1C = 100 #A.	ig = 0,	H = Q	30			V
VIBRIESO	Emitter-Base Breakdown Voltage			iε = 100 μA,	<sup>1</sup> C = 0.	H = 0	7			V V V
V(SR)ECO	Emitter-Collect	ter Bre	akdown Voltage	1E = 100 μA.	ig = 0,	H = 0	,			v
				VCE = 10 V.	ig = 0.	H = 0			J.1	
'0	Dark Currant		Photogrammeter Operation	VCE = 10 V. TA = 100 °C	Hg = 0,	H = 0,	2	20		μА
			Photoshode Operation	VC8 - 10 V.	1E + 0,	H + 0			3.01	μA
		TIL	Phototranuetor Operation	V <sub>CE</sub> = 5 V. See Note 2	ig # 0,	H = 5 mW/cm <sup>3</sup> ,	5	22		mA
ŧL	Light Current	81	Photodiede Operation	VCB = 0 to 50 V. See Note 2	ig = 0,	H = 20 mW/cm <sup>2</sup> ,		17 <b>0</b>		μА
		TIL	Photoeranaesor Operation	VCE = 5 V, See Note 2	1g = 0,	E <sub>e</sub> = 20 mW/cm <sup>2</sup> ,	1	5		mA
1	Light Current	99	Phanadiade Operation	VCB = 0 to 50 V. See Note 2	'€ * 0.	E <sub>e</sub> = 20 mW/cm <sup>2</sup> ,		40		μА
hrg	Statis Forward	Curre	nt Transfer Rates	VCE = 5 V.	1c = 1 mA.	Ee = 0		300		
VCE(sec)	Colleman-Emit	wr Sau	wretuen Vertage 8	<sup>1</sup> C = 0.4 mA, See Note 2	ig = 0,	Ee = 20 mW/cm <sup>2</sup>		0.2		v

NOTE 2: Introduction (E.J.) is the radiant power per unit area incident upon a surface. For these measurements the source is an unfiltered tungeten

#### switching characteristics at 25°C free-sir temperature

	7A8	AMETER	TEST CONDITIONS	TYPICAL	UNIT
4	Rise Time Full Time	Photoeranasser Operation	VCC = 5 V, IL = 800 μA, RL = 100 Ω, See Test Circuit A of Figure 1	8	- 115
4	Riss Time	Photoglade Operation	VCC = 0 to 50 V, 1 = 60 mA. RL = 100 R,	350	
4	Fail Time		See Test Circuit 8 of Figure 1	500	<u> </u>

#### PARAMETER MEASUREMENT INFORMATION



NOTES: a. Input medianas is supplied by a pulsed gallium arsonide infrared emitter with rise and fall times less than 50 ns. Incident mediation is adjusted for specified IL.

-insolution is adjusted for assertial IL. b. Output waveform is monitored on an excitoscope with the following characteristics:  $t_r \le 25$  m,  $R_{10} \ge 1$  MEE  $C_{10} \le 20$  pF

FIGURE 1

# SUMMARY OF STANDARD PHOTOCELLS








NSL-464 NSL-364

Cell Type No.		Typical 100 Fin Res Otims*	Min, Dark Res Megonms	Max Voltage Peak	Max. Power MW	Case Type		
NSL-443	200	4500	300 1	2000	1000			
NSL-444	120	2200	100	2000	1000	Hermetic		
NSL-445	25.0	550		420	1000	Giass and. Metai		
NSL-446	11.4	200	12	420	1000	1.0" Dia.		
NSL-447	5.5	140	2.3	420	1000	FIG. 4		
NSL-461	6 <b>5</b>	1500	30	70	100			
NSL-462	28	600	20	70				
NSL-463	12	340	2.7	70	100	Hermetic		
NSL-464	5 2	180	0.7	70		Glass and Metai		
NSL-465	550	12000	160	250	100	0.250" Dia		
NSL-465	230	6600	23	250	100	FIG. 5		
NSL-467	:00 +	2400		250	100	r 10. J		
NSL-481	-13	1000	55	120				
NSL-482	18.6	400	15	120	200	Hermetic		
NSL-483	8	230	1.8	120	200	Glass and		
NSL-484	3.5	120	0.25	120	200	Metal TO-5		
NSL-487	160	4600	130	250	200	FIG. 6		
NSL-491	9.3	210	14		200	710. 0		
NSL-492	4.0	80	3.2	70	500			
NSL-493	1.7	50	2.4	70	500	Hermetic		
NSL-494	0.75	30	0.05	70	500	Glass and Metai		
NSL-495	40	860	32	70	500	TO-8		
NSL-496		500	1.0	350	500	FIG. 7		
NSL-497	7.5	260	0.54	350	500			
NSL-4931	1.7	50		350	500			
NSL-4961	17.0	500	0.4	70	200	Epoxy		
			4.0	350	200	0.5" Dia. FIG.		

CADMIUM SULPHIDE PHOTOCONDUCTIVE CELLS (Peak of Spectral Response at 5500 Å)

CADMIUM SELENIDE PHOTOCONDUCTIVE CELLS (Peak of Spectral Response at 7200 Å)

Cell Type No.	1 Ftc Res. Kilohms**	Typical 100 Ftc Res. Ohms**	Min. Dark Res. Megohms	Max Voltage	Max. Power MW	Case Tipe
NSL-364	5.2	125	200	80	1 100	and the second
NSL-367	100	2400	3000	250	100	Hermetic 0.250" Dia, FIG. 1
NSL-384	3.5	90	100	80		
NSL-387	68	1600	1000	250	100	TO-5 FIG. 1
NSL-393	1.7	40	10			
NSL 396	17.0	400	100	<u> </u>	500	Hermetic TO-R FIG. 1
NSL-3931	1.7	40	2.0		500	TO-8 FIL. 7
NSL-3961	17.0	100	20.0	70	200	Epoxy
"Source at 287		+00		350	200	0.5" Dia. FIG. 1



Type No	Lamp Volts	Current MA	Max. Oiv Res. Ohms	Min, OFF Bes, Megohms	Volts	Max. Power MW	
PL-1033-1	10	15	100	10	80	1 250	
PL-1036-1	10	15	400	100	320	250	ł
PL-1033-2	10	15	Duai Pho 100	toceil Unit	80	250	Phenolic .75" x .75" x .625"
PL-1036-2	10	15	Dual Phot 400	tocell Unit 100	320	250	Pin Leads for P.C. Board
PL-2H33-1	120	2	100	10	80	250	Mounting
PL-2H36-1	120	2	400	100	320	250	FIG. 9
PLT-10384	10	15	400	10	80		Tubular Arial Lands and Land
PL-1036-2TR	Special Dual	Tracking Unit		t 3.5v - 7-20K Oh t 10v - 1.5K Ohm	ms Trackir	# +20%	Tubular Axial Leads FIG. 10 Otherwise same as PL-1036-2

Description

TO-5 Package Special Low Capacitance Low Noise Unit

FIQ. 15

TO-18 Package FIG. 14 TO-5 Package FIG. 15



PL-1038-1

NSL-487 NSL-367

# SILICON PHOTODIODES (Peak of Spectral Response at 8600 Å)

10 μA 10 μA

50 µA

2 µA

0.5 µA

1 µA

#### Min. Short Ckt, tin. Open Ckt Viax Reverse Max Reverse Current MA\* Voltage\* Dark Current, Voltage Type No. Voltane Dark Current Volta Silicon Chip $.1^{\prime\prime}$ x $.2^{\prime\prime}$ Coated, wire leads FIG. 11 Nine element cell 0.1<sup>''</sup> spacing, wire leads FIG. 12 Silicon chip $.2^{\prime\prime}$ x $.4^{\prime\prime}$ Coated, wire leads FIG. 13 NSL-701-1 0.35 0.35

0.42

0.40

0.30

0.25

.

0.30

0.30

1.5

0.125

0.100

0.125

NSL-701-9A NSL-703

NSL-710P

NSL-720 NSL-820



### SILICON PHOTOTRANSISTOR (Peak of Spectral Response at 8600 Å)

5

5

15

. at 500 Ftc (25 MW/cmª) 2800°K Source

Type No.	ICEO"	Dark ICEO	Max. Voltage		
	at 15V	at 25°C	VCEO	Rating MW	Description
PT-701	.5 MA	.05 µA	30	150	NPN Silicon Transister TO-18 Case FIE. 16
L		•	at 200 Ftc. (1	0 MW/cm³) 2	800°K Source

#### PTC Thermistors

Reference emperature		Temper- ature	Resistance value at 7p	Ordering code	Min. qty.		1 50	t 100	1 500
Tret	R <sub>ref</sub>	τ <sub>₽</sub>	R.			to	to	to	to
'C	Ω	•c	kΩ			49	99	499	999
Operating	voltage V	max = 10	V						
60	12	110	≥4	Q63100-P330-C14	10				
80	12	125	≥4	Q63100-P350-C14	10	]	1	1	
120	12	155	≥4	Q63100-P390-C14	10				
Operating	voltage V	max = 30	V						
0	1200	60	≥200	Q63100-P270-C11	10				
40	190	95	≥ 50	Q63100-P310-C11	10	1			1
60	160	110	≥ 50	Q63100-P330-C11	10				
80	160	125	≥ 50	Q63100-P350-C11	10				
120	150	155	≥ 50	Q63100-P390-C11	10				
Operating	voitage V	mex = 50	V						
40	220	95	≥ 50	Q63100-P310-C12	10				
60	160	110	≥ 50	Q63100-P330-C12	10			1	
80	160	125	≥ 50	Q63100-P350-C12	10				
120	170	155	≥ 50	Q63100-P390-C12	10	1			
Operating	voltage V	max = 60	V						
60	54	110	≥ 20	Q63100-P330-C13	10				1
80	54	125	≥ 20	Q63100-P350-C13	10	1			
120	58	155	≥ 20	Q63100-P390-C13	10				
Operating	voitage i	mex = 2!	90 V						
60	2000	110	≥1	Q63100-P330-C40	10				
80	2000	125	≥1	Q63100-P350-C40	10				
120	2000	155	≥1	Q63100-P390-C40	10				
Operating	voltage i	/mex = 20	) V; Test va	itage leads/case 220	) Vac				
60	160	110	≥100	Q63100-P330-D1	5				
80	152	125	≥1007 ′	Q63100-P360-D1	5				1
120	148	155	≥100	Q63100-P390-D1	5				İ
Operating	voltage i	/mex = 20	) V; Test vo	itage leads/case 3 k	Vac				
40	230	95	≥100	Q63100-P310-D401	5				
60	160	110	≥100	Q63100-P330-D401	5	1			1
80	152	125	≥100	Q63100-P350-D401	5	1			1
90	152	130	≥100	Q63100-P360-D401	5	1		1	
120	148	155	≥100	Q63100-P390-D401	5	1		1	1

TC thermistors as temperature sensor for measurement and control tasks

For dimensional drawings refer to page 10.5

## PTC Thermistors

Nominai threshoid temperatu	Tama =	PTC ter		Ordering code	Min. qty.				
That')			TNAT+T			1	50	100	1 500
-0	Ω	Ω	Ω			to 49	to 99	to 499	to 999
Operatir	ng voitage	D V <sub>max</sub> as	25 V						333
60	≤250	≤ 570	≥ 570	Q63100-P331-C8	10	Γ	T	T	<u> </u>
70	≤250	≤ 570	≥ 570	Q63100-P341-C8	10	Í			1
80	≤250	≤ 570	≥ 570		10				
7 90	≤250	≤550	≥ 1330	Q63100-P361-C8	10	1			
7 100	≤ 250	≤ 550	≥ 1330	Q63100-P371-C8	10	1		1	
/ 110 / 120	≤ 250	≤ 550	≥ 1330	Q63100-P381-C8	10		1	1	1
130	≤ 250	≤550	≥ 1330	Q63100-P391-C8	10			1	1
140	≤ 250	≤ 550	≥1330	Q63100-P401-C8	10		1		
140	≤250	≤ 550	≥1330	Q63100-P411-C8	10	I		1	1
150	≤250	≤550	≥1330	Q63100-P416-C8	10		1	1	[
150	≤250	≤550	≥ 1330	Q63100-P421-C8	10		1		1
160	≤250	≤ 550	≥ 1330	Q63100-P426-C8	10				l
170	≤250	≤550	≥1330	Q63100-P431-C8	10		ļ		[
	≤ 250	≤550	≥ 1330	Q63100-P441-C8	10		1	1	
180	≤250	≤ 550	≥ 1330	Q63100-P451-C8	10		1		
Operating	voitage	V <sub>max</sub> = 3	0 V		<u> </u>		l	L	
60	≤100	≤570	≥ 570	Q63100-P331-C100				,	_
70	≤100	≤ 570	≥ 570	Q63100-P341-C100	10				
80	≤ 100	≤570	≥ 570	Q63100-P351-C100					
90	≤100	≤ 550	≥1330	Q63100-P361-C100					
100	≤ 100	≤ 550	≥1330	Q63100-P371-C100	10				
110	≤100	≤ 550	≥1330	Q63100-P381-C100	10				
120	≤100	≤ 550	≥1330	Q63100-P391-C100					
130	≤ 100	≤ 550	≥ 1330	Q63100-P401-C100	10				
140	≤ 100	≤ 550	≥1330	Q63100-P411-C100	10	1			
145	≤100	≤550	≥1330	Q63100-P416-C100					
150	≤ 100	≤550	≥1330	Q63100-P421-C100		1			
55	≤100	≤ 550	≥ 1330	Q63100-P426-C100	10 10	1			
60	≤100	≤550	≥ 1330	Q63100-P431-C100	10	1			
170	≤ 100	≤ 550	≥ 1330	Q63100-P441-C100	10			1	
180	≤100	≤ 550	≥ 1330	Q63100-P451-C100	10		- 1	1	
perating	voltage	/ <sub>max</sub> = 30	V						
60	≤ 100	≤570	≥ 570	Q63100-P331-D801	10				_
70	≤100	≤ 570	≥ 570	Q63100-P341-D801	10				
80	≤ 100	≤ 570	≥ 570	Q63100-P351-D801	10	1		1	
90	≤ 100	≤550	≥ 1330	Q63100-P361-D801	10				
00	≤100	≤ 550	≥1330	Q63100-P371-D801	10		1	ł	
10	≤ 100	≤550	≥1330	Q63100-P381-D801	10	ļ			
20	≤100	≤550	≥ 1330	Q63100-P391-D801	10		1		
30	≤ 100	≤ 550	≥ 1330	Q63100-P401-D801	10	1			
40	≤100	≤ 550		Q63100-P411-D801	10		1	I	


PTC thermistors as temperature sensor for measurement and control tasks

') Tolerance T<sub>NAT</sub> = ±5 K


#### **PTC Thermistors**

PTC thermistors as temperature sensors for measurement and control tasks Dimensional drawings


Q63100-P+++-C8 (encapsulated)




Q63100-P+++-C13 (encapsulated)




Q63100-P+++-C40 (encapsulated)






Q63100-P+++-C11


Q63100-P +++ -C14 (encapsulated)



Q63100-P+++-C12 (encapsulated)




Q63100-P+++-C100 (encapsulated)




Q63100-P+++-D1, -D401

(incorporated in a screw-type case, electrically insulated)



Q63100-P+++-D801



# Generalità

l termistori NTC sono resistenze a semiconduttori con coefficiente di temperatura negativo (compreso tra 3 e 5%/K), realizzati mediante stampaggio e successiva sinterizzazione degli ossidi dei metalloidi manganese, ferro, cobalto, rame, nichel e zinco.


Già da tempo i termistori hanno trovato ampia applicazione nel settore dell'elettronica grazie alle loro eccellenti caratteristiche quali:

- Elevata sensibilità
- Buona riproducibilità grazie alla stabilità meccanica, termica ed elettrica

- Resistenza agli influssi esterni
- Lunga durata
- Ingombro ridotto
- Rapporto prezzo/prestazioni

La semplicità d'impiego e l'elevata affidabilità li rendono particolarmente adatti a compiti di controllo, sorveglianza, misura e simili.

Il rapporto tra resistenza e temperatura si rileva dalla caratteristica R/T e dal coefficiente di temperatura.



# Compensazione della temperatura

Quasi tutti i semiconduttori hanno un coefficiente di temperatura positivo, per cui i termistori consentono di stabilizzare, a costi contenuti, la temperatura dei circuiti elettronici (equipaggiati con termistori SIPMOS, tiristori di potenza, TRIACS) che possono quindi funzionare senza subire l'influsso della temperatura ambiente e della potenza dissipata. In questo caso è importante l'accoppiamento termico tra NTC e componenti da compensare in modo che la caratteristica d'intervento risulti sincrona. Se la temperatura deve avere un andamento lineare, è sufficiente collegare una resistenza in parallelo o un circuito di linearizzazione; la funzione che ne deriva presenta un andamento sinusoidale, per cui la temperatura nel punto d'inversione deve trovarsi al centro del campo della temperatura di lavoro. Il valore della resistenza in parallelo si deduce dalla seguente formula:1)

 $R_{p} = R_{TM} \times (B - 2 \text{ TM}) / (B + 2 \text{ TM})$ 

- R<sub>o</sub> = Resistenza in parallelo
- R<sup>T</sup><sub>TM</sub> = Resistenza dei termistore al centro di un campo di temperatura
- TM Temperatura al centro di un campo di temperatura
- B Coefficiente B del termistore

#### Esempi d'impiego

- Nell'elettronica civile
   Compensazione della temperatura negli stadi finali Hi-Fi equipaggiati con transistori
   SIPMOS, circuiti di sintonia AF con diodi capacitivi ecc.
- Nell'elettronica industriale

Stabilizzazione della temperatura di diodi laser e fotoelementi con refrigeratore PELTIER, caricabatterie a celle solari, compensazione del giunto freddo di termocoppie, compensazione della temperatura di bobine di rame ecc. Per dimensionare i circuiti, è opportuno dire che gli NTC a più bassa resistenza presentano un coefficiente B minore, per cui sono adatti a campi di temperatura più ampi, quelli a più alta resistenza hanno invece un coefficiente B più elevato e quindi sono adatti a circuiti maggiormente sensibili alla temperatura.

È disponibile una vasta gamma di NTC per i più svariati casi, per esempio il termistore K 45 è idoneo al montaggio su dissipatori di calore, il C 621 (formato chip) è stato studiato per il montaggio automatizzato.


 Negli elettrodomestici Stabilizzazione della velocità in apparecchi

da cucina, fruste miscelatrici ecc.

1) Su richiesta è disponibile un programma computerizzato per ottimizzare il circuito di linearizzazione.


# Compensazione della temperatura

### K 45



Tipo	Resistenza nominale R <sub>N</sub>	Tol <b>leranza</b> ΔR <sub>N</sub>	Coefficiente B	Carico ammissibile $P_{2}$ ( $\partial_u = 25 ^{\circ}$ C)
	Q	%	ĸ	mW
K 45	6,8	±10	2600	
da 6,8Ω a 470 kΩ	10		2600	750
	15		2900	
ĺ	22		2900	
	33		2900	1
	47		3000	
	68		3050	1
	100 150		3200	
	220		3200	
	330		3200	
	470		3450	
	680		3450	
	1,0 k		3560	
	1,5 k		3700	
	2,2 k		3900	
K 164	3,3 k	±10	3900	
da 6,8Ω a 470 kΩ	4,7 k	±20	3950 3950	
	6,8 k		4200	
	10 k		4300	
	15 k		4150	
	22 k		4300	
	33 k		4300	
	47 k 68 k		4450	
	68 k 100 k		4600	
	150 k		4600	
	220 k		4600	
	330 k		4830	
	470 k		4850	
Al posto dell'esterines hi		1	4850 niesta: K ▲ ± 10%, M ▲ ± 20%	

#### K 164



Temperatura	Campo di	Costante termica	Sigla di ordinazione			
nominale ô <sub>N</sub>	temperatura	del tempo di	Tipo K 45	Tipo K 164		
°C	secondo DIN 40 040 °C	raffreddamento T <sub>th</sub> s	Q63045-	Q63016-		
	_		-K60-K800	-K4006-+8		
25	da55 a +125	ca. 30	-K100-K	-K4010-+		
			-K150-K	-K4015-+		
			-K220-K	-K4022-+		
			-K330-K	-K4033-+		
			-K470-K	-K4047-+		
			-K680-K	-K4068-+		
•			-K101-K	-K4100-+		
			-K101-K	-K4150-+		
			-K151-K -K221-K	-K4220-+		
			-K331-K	-K4330-+		
		4	-K471-K	-K4470-+		
			-K681-K	-K4680-+		
			-K102-K	-K4001-+4		
		l.	-K152-K	-K4001-+4		
			-K222-K	-K4002-+4		
		20 (±5)	-K332-K	-K4002-+4		
			-K352-K	-K4004-+4		
			-K682-K	-K4006-+4		
		ĺ	-K103-K	-K4010-+4		
			-K153-K	-K4015-+4		
			-K223-K	-K4022-+4		
			-K333-K	-K4033-+4		
			-K473-K	-K4047-+4		
			-K683-K	-K4068-+4		
			-K104-K	-K4100-+4		
			-K154-K	-K4150-+4		
			-K224-K	-K4220-+4		
			-K224-K	-K4330-+4		
			-K334-K -K474-K	-K4470-+4		
			-114/4-11	114410-4		



ELETTRONICA VENETA spa - 31045 Motta di Livenza (Treviso) ITALY Via Postumia. 16 – Tel. +39 0422 7657 r.a. – Fax +39 0422 861901 www.elettronicaveneta.com

All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise without the prior writen permission of Elettronica Veneta S.p.a.