## Călin BîRĂ



## Digital Electronics by Example

When Hardware greets Hardware
[Digital] Electronics by Example: When Hardware Greets

## Preface

This book is an educational book and provides examples and exercises for the students in $2^{\text {nd }}$ year of bachelor's degree path, regarding the Digital Electronics topic.

Chapter one provides an introduction into analog and digital signals and systems and is similar to the introduction in [1]

Chapter two starts with exercises regarding 0-loop circuits (CLCs).

## Table of Contents

Preface ..... 2
Table of Contents ..... 3
List of Figures ..... 5
List of Tables ..... 8
List of Acronyms. ..... 8

1. Brief Introduction to Digital Circuits and Programming ..... 13
1.1 Analog signals ..... 13
1.2 Digital signals. ..... 13
1.3 Digit, number, and radix ..... 15
1.4 Digital systems ..... 16
1.5 The advantages of using digital systems ..... 17
2. The FPGA (Field Programmable Gate Array) ..... 18
3. Zero-loop systems ..... 22
2.1 Prerequisites ..... 22
2.1.1 Binary and Boolean Logic ..... 22
2.1.2 Digital Gates ..... 23
2.1.3 Voltage levels (VI / VO) ..... 25
2.1.4 Logic gates components ..... 26
2.1.5 Complexity in digital circuits ..... 27
2.1.6 Complexity classes ..... 27
2.1.7 Verilog syntax ..... 30
2.1.7 VHDL syntax ..... 32
2.1.8 Simulation. ..... 34
2.1.9 Our first digital circuit - the switch tester ..... 34
2.2 Theory \& Exercises ..... 37
2.2.1 Multiple-input gates ..... 37
2.2.2 Elementary multiplexer ..... 39
2.2.3 Elementary decoder and 2-to-4 decoder ..... 44
[Digital] Electronics by Example: When Hardware GreetsSoftware
2.2.4 Elementary demultiplexer and 1-to-4 demux ..... 47
2.2.5 Elementary equality comparator and N -bit equality comparator ..... 48
2.2.6 Magnitude comparator ..... 50
2.2.7 The 7-segment display transcoder ..... 53
4. One-loop systems ..... 67
5. Two-loop systems (automata) ..... 67
4.1 Prerequisites. ..... 67
4.2 Theory ..... 67
4.3 TODO: other exercises ..... 67
Figure References ..... 78
References ..... 82

## List of Figures

Figure 1. A digital signal (as a result of both sampling and quantization processes) ..... 13
Figure 2. A time-sampled signal (as a result of sampling process), ..... 14
Figure 3. A value-sampled signal (as a result of quantization process) ..... 14
Figure 4. Analog to digital conversion, digital processing and digital to analog conversion example ..... 17
Figure 5. Generic FPGA Architecture Overview. ..... 18
Figure 6. Xilinx CLB. Blue blocks are multiplexers, violet blocks are FFs and dark-green blocks are LUTs (look-up tables) ..... 18
Figure 7. FPGA development flow. ..... 19
Figure 8. The Nexys 4 DDR FPGA board ..... 20
Figure 9. Nexys 4 DDR board features ..... 20
Figure 10. GPIO devices on the Nexys4 DDR FPGA board ..... 21
Figure 11. NOT gate ("inverter") made of one pMOS (top) and one nMOS (bottom) transistor. ..... 23
Figure 12. ANSI / IEC [6] (right) and MIL-STD-806B [7] (left) symbols foremost common 7/16 dual-input logic gates (elementary), with their names ..... 23
Figure 13. The truth tables for the most commonly used logic gates ..... 24
Figure 14. Voltage levels: output requirements vs. input requirements ..... 25
Figure 15. MOSFET implementations of common logic gates. Left (NOT), middle (NAND), and right (NOR) ..... 26
Figure 16. The 74HC04 hex-inverter circuit ..... 26
Figure 17. Representing a $g(n)$ function which asymptotically bound $f(n)$ function ..... 27
Figure 18. The O-notation complexity increases with the number of elements processed. $\mathrm{O}(1)$ and $\mathrm{O}(\mathrm{logn})$ are usually excellent complexities, $\mathrm{O}(\mathrm{n})$ is fair, and $\mathrm{O}(\mathrm{n} * \operatorname{logn})$ is usually considered almost decent in algorithms and circuits ..... 28
Figure 19. A 16 -input AND gate built from 2 -input AND gates ..... 29
Figure 20. Verilog syntax cheat sheet (1/2) ..... 30
Figure 21. Verilog syntax cheat sheet (2/2) ..... 31
Figure 22. VHDL cheat sheet (1/2) ..... 32
Figure 23. VHDL cheat sheet (2/2) ..... 33
Figure 24. The schematic of a switch checker ..... 34
Figure 25. Verilog description of switch-checker. ..... 34
Figure 26. VHDL description of switch-checker. ..... 35
Figure 27. 2-input AND gate ..... 36
Figure 28. Verilog code (dataflow) for a 2 -input AND gate ..... 36

## [Digital] Electronics by Example: When Hardware Greets Software

Figure 29. Verilog code (dataflow) for a 2 -input AND gate ..... 36
Figure 30. 4-input AND gate from 2-input AND gates (dataflow) ..... 37
Figure 31. Verilog description for 4 -input AND (dataflow) ..... 37
Figure 32. VHDL description for 4 -input AND (dataflow) ..... 37
Figure 33. 4-input AND gate from 2 -input AND gates (structural) ..... 38
Figure 34.Verilog description of 4-input AND gate from 2-input AND gates (structural) ..... 38
Figure 35. VHDL description of 4-input AND gate from 2-input AND gates (structural) ..... 39
Figure 36. MUX2 implemented with one NOT, two AND, one OR gate(s) ..... 39
Figure 37. LUT-based implementation of elementary mux, in FPGA. ..... 40
Figure 38. Verilog description of an elementary MUX ..... 40
Figure 39. VHDL description of an elementary MUX ..... 41
Figure 40. Block schematic for MUX4 made of 3x MUX2 ..... 42
Figure 41. Verilog description of MUX4 made of MUX2 circuits ..... 42
Figure 42. VHDL description of MUX4 made of MUX2 circuits. ..... 43
Figure 43. Schematic of an elementary decoder ..... 44
Figure 44. Schematic of 2-to-4 decoder made of 1-to-2 ..... 44
Figure 45. Verilog description of elementary and 2-to-4 decoder ..... 45
Figure 46. VHDL description of elementary decoder ..... 45
Figure 47. VHDL description of 2-to-4 decoder ..... 46
Figure 48. Verilog description of elementary demux and 1-to-4 demux ..... 48
Figure 49. Verilog description of elementary equality comparator ..... 48
Figure 50. 4-bit equality comparator ..... 49
Figure 51. Verilog description of 4 -bit equality comparator ..... 49
Figure 52. One-bit magnitude comparator (1) ..... 50
Figure 53. One-bit magnitude comparator (2) ..... 50
Figure 54. Verilog description of 1-bit magnitude comparator (with NOR gate) ..... 50
Figure 55. Verilog description of 2-bit magnitude comparator ..... 51
Figure 56. Verilog description of 4-bit magnitude comparator. ..... 51
Figure 57. Schematic of 4-bit magnitude comparator made of 2-bit magnitude comparator ..... 51
Figure 58. VHDL description of 1-bit magnitude comparator ..... 52
Figure 59. VHDL description of 4-bit magnitude comparator ..... 52
Figure 60. 7-segment displays present on Nexys4 DDR (schematic) ..... 53
Figure 61. A Kingbright 1-digit common anode, 7 -segment display ..... 53
Figure 62. Font used for 0-9 characters in 7-segment displays. ..... 54
Figure 63. The TDCG1060M clock display from Vishay ..... 54
Figure 64. 7-Segment display as common anode (+) in the left side, and common cathode (-) in the right side ..... 54
Figure 65. Time-multiplexing for the $4 \times 7$-segment displays ..... 55

## [Digital] Electronics by Example: When Hardware Greets Software

Figure 66. $2 \times 4 \times$ digit comon anode circuit found in Nexys4 DDR ..... 55
Figure 67. Charlieplexing 5 I/Os to power 16 LEDs. ..... 55
Figure 68. A 7 -segment display data-driven by 4 on/off switches ..... 56
Figure 69. Verilog description for 7 -segment transcoder circuit ..... 56
Figure 70. VHDL description of 7-segment display transcoder ..... 57
Figure 71. RTL implementation of transcoder with ROM ..... 58
Figure 72. Constraints file for 7-segment transcoder circuit ..... 58
Figure 73. Logic diagram of BCRT game ..... 74
Figure 74. BCRT's class definitions ..... 75
Figure 75. BCRT's main function. ..... 76

## List of Tables

Table 1. Multiples of bits / bytes according to JEDEC [3]. IEC 80000-13 standard changes the name for the power of two, by inserting a "bi" in the
name: Kibibyte, Mebibyte, Gibibyte........................................................ 15
Table 2. A (general) logic operation's truth table.......................................... 22
Table 3. Truth tables for AND, OR and NOT operations................................. 22
Table 4. Truth tables for AND, OR and NOT operations (seen as 1-bit operations) 22
Table 5. Recommended operating conditions for 54 HC 595 / 74HC595 ICs (a common 74HCxx circuit) ..... 25

## List of Acronyms

| AACS | Advanced Access Content System |
| :--- | :--- |
| AC | Alternative Current |
| ACK | Acknowledge |
| ADC | Analog to digital converter |
| AES | Advanced Encryption Standard |
| AGM | Absorbent Glass Mat |
| AMD | Advanced Micro Devices |
| ANSI | American National Standards Institute |
| ARPA | Advanced Research Projects Agency |
| ARPANET | Advanced Research Projects Agency Network |
| ASIC | Application Specific Integrated Circuit |
| BIOS | Basic Input-Output System |
| BJT | Bipolar Junction Transistor |
| BOD | Brown-out detect |
| CBC | Cipher Block Chaining |
| CD | Compact Disk |
| CDIP | Ceramic Dual Inline Package |
| CERN | Conseil Européen pour la Recherche Nucléaire / European Council for Nuclear <br> Research |
| CFB | Cipher Feedback Mode |
| CMOS | Complementary Metal-Oxide Semiconductor |
| COBOL | Common Business-Oriented Language |
| CPHA | Clock Phase |
| CPOL | Clock Polarity |
| CPU | Central Processing Unit |

[Digital] Electronics by Example: When Hardware Greets Software

| CRT | Cathode-Ray Tube |
| :--- | :--- |
| CS | Chip Select |
| CSNET | Computer Science Network |
| CTFT | Continuous Time Fourier Transform |
| CTR | Counter |
| CUDA | Compute Unified Device Architecture |
| CV | Computer Vision |
| DAC | Digital to Analog Converter |
| DDR | Double Data Rate |
| DES | Data Encryption Standard |
| DHCP | Dynamic Host Configuration Protocol |
| DIP | Dual In-line Package |
| DNS | Domain Name Service |
| DRAM | Dynamic Random Access Memory |
| DUT | Device Under Test |
| EB | Exabyte |
| ECC | Error Correction Code |
| EMES | Engineering of Modern Electric Systems |
| FET | Field-Effect Transistor |
| FIFO | First-In First-Out |
| FIPS | Federal Information Processing Standard |
| FM | Frequency Modulation |
| FTP | File Transfer Protocol |
| GB | Gigabyte |
| GHz | Gigahertz |
| GND | Ground |
| GP | General Purpose |
| GPIO | General Purpose Input/Output |
| GPU | Graphical Processing Unit |
| GUI | Graphical User Interface |
| HD | High Definition |
| HDD | Hard Disk Drive |
| HDL | Hardware Description Language |
| HTML | Hypertext Markup Language |
| IC | Integrated circuit |
| IDE | Integrated development environment |
| IEC | International Electrotechnical Commission |
| IEEE | Institute of Electrical and Electronics Engineers |
| IR | Infrared |
| ISO | International Organization for Standardization |
| JEDEC | Joint Electron Device Engineering Council |
| JS | JavaScript |

[Digital] Electronics by Example: When Hardware Greets Software

| KB | Kilobyte |
| :--- | :--- |
| KHz | Kilohertz |
| LED | Light-emitting diode |
| LIDAR | Light Detection and Ranging |
| LSB | Least Significant Bit/Byte |
| MATLAB | Matrix Laboratory |
| MB | Megabyte |
| MCU | Microcontroller Unit |
| MHz | Megahertz |
| MIL-STD | Military Standard |
| MIT | Massachusetts Institute of Technology |
| MOhm | Megohm |
| MOS | Metal-Oxide Semiconductor |
| MSB | Most Significand Bit/Byte |
| MW | Megawatt |
| NACK | Not Acknowledge |
| NAND | Not AND |
| NIST | National Institute of Standards and Technology |
| NOM | Nominal |
| NOR | Not OR |
| NTC | Negative Temperature Coefficient |
| NVM | Non-Volatile Memory |
| OOK | On/Off Keying |
| OP | Operation |
| OSI | Open Systems Interconnection Model |
| OTP | One Time Password |
| OUT | Output |
| PB | Petabyte |
| PC | Personal Computer |
| PCB | Printed Circuit Board |
| PDIP | Plastic Dual Inline Package |
| PIR | Passive Infrared |
| PN | Part Number |
| PTC | Positive Temperature Coefficient |
| PTP | Picture Transfer Protocol |
| QSPI | Quad SPI |
| R,G,B | Red, Green, Blue |
| RADAR | Radio Detection and Ranging |
| RAM | Random Access Memory |
| RC | Remote Control |
| RDS(on) | Resistance from drain to source, when in on state |
| RF | Radio Frequency |

[Digital] Electronics by Example: When Hardware Greets Software

| RFC | Request for Comments |
| :--- | :--- |
| RFID | Radio Frequency Identification |
| RGB | Red Green Blue |
| RH | Relative humidity |
| RMS | Root Means Square |
| RX | Receiver or reception |
| SAR | Successive approximative register |
| SCK | Serial Clock |
| SCL | Serial Clock |
| SD | Secure Digital |
| SDA | Serial Data |
| SDRAM | Synchronous Dynamic Random Access Memory |
| SMD | Surface Mount Device |
| SOIC | Small Outline Integrated Circuit |
| SPDT | Single Pole Double Throw |
| SPI | Serial Peripheral Interface |
| SPST | Single Pole Single Throw |
| SQL | Structured Query Language |
| SRAM | Static Random Access Memory |
| TB | Terabyte |
| TCR | Temperature Coefficient of Resistance |
| THT | Through Hole Technology |
| TIOBE | The Importance Of Being Earnest |
| TTL | Transistor-to-transistor logic |
| TX | Transmitter / Transmission |
| UART | Universal Asynchronous Receiver/Transmitter |
| UDIMM | Unbuffered Dual In-Line Memory Module |
| UDP | User Datagram Protocol |
| UHF | Ultra-High Frequencies |
| USART | Universal Synchronous/Asynchronous Receiver/Transmitter |
| USB | Universal Serial Bus |
| UV | Ultraviolet |
| V | Volt |
| VHDL | VHSIC Hardware Description Language |
| VHF | Very High Frequency |
| VI | Input Voltage |
| VIH | Input Voltage (high, minimum) |
| VIL | Input Voltage (low, maximum) |
| VO | Output Voltage |
| VOH | Output Voltage (high, minimum) |
| VOL | Output Voltage (low, maximum) |
| XOR | Exclusive OR |

[Digital] Electronics by Example: When Hardware Greets Software

| YB | Yottabyte |
| :--- | :--- |
| ZB | Zettabyte |

## 1.Brief Introduction to Digital Circuits and Programming

This chapter is similar to the first chapter in [1] and presents an introduction into digital signals and systems. There are advantages of converting analog signals into digital signals and back, otherwise one would not go through the trouble and cost of the conversion. These reasons will be highlighted at the end of this chapter.

### 1.1 Analog signals

All the studied systems in high-school's physics classes were composed from analog equipment/devices (voltage supplies, current supplies, resistors, capacitors, inductors, lightbulbs etc.). They are circuits where, for example, the voltage varies continuously within some limits. A default system is an analog audio amplifier, which takes an analogue audio signal, amplifies it (keeps the shape, but delivers more power from the supply) and sends it to the speakers. Analogue signals are hard to store and process, so lately, digital signals are used increasingly.


Figure 1. A digital signal (as a result of both sampling and quantization processes)

### 1.2 Digital signals

A digital signal is a signal which is discrete (as opposed to continuous) in both time and value. To create a time-discrete signal, one samples a
[Digital] Electronics by Example: When Hardware Greets
continuous one. To create a value-discrete signal, one quantizes a continuous one.

The number of samples taken in a unit of time is called sampling rate (e.g., $44100 \mathrm{~Hz}==$ samples per second, CD-quality). The number of bits ( 0 or 1 symbols) required to express the amplitude is linked directly to the number of quantization steps (e.g., 16 -bit for 2 to the power of $16=65536$ steps, in the case of CD-audio quality)


Figure 2. A time-sampled signal (as a result of sampling process)


Figure 3. A value-sampled signal (as a result of quantization process)

Digital signals are used because their expression uses numbers, which allows easy
storage, copying (without loss) and processing. Immunity to noise can be obtained using mathematical instruments like error-detection and errorrecovery processes. In addition, the quality (how similar it looks to the source
analogue signal) can be chosen as a compromise. The more quantization steps we use (e.g. infinite) the more accurate the value is to the source signal's value: however, these systems are usually used for the comfort of human life, so the trade-off will take into consideration human hearing or human sight etc. which will not push the quantization step too high (e.g. audio signals are good enough when using 64k steps, that is 16 -bits per sample; video signals are good enough when colors are represented with 256 steps of Red, Green and Blue, therefore $3 x 8$-bits are enough for a pixel). Regarding the recovery of a continuous signal from the time-sampled signal, we have the sampling theorem which demonstrates that we can fully recover the original, as long as the sampling rate is at least twice the maximum frequency contained in the original signal. For example, if one wants to recover up to 22 kHz audio signals (more than what the common human ear can hear), one should use 44 kHz sampling rate.

### 1.3 Digit, number, and radix

A radix-10 number uses a dictionary of 10 symbols (the ten digits) to express any number. For example, number 123 is made of $1 * 100+2$ * $10+3$. The radix of 10 is not the only known radix but is the most used by humans (arguably because we have ten fingers and can count easily using them). However, to use radix of 10, one must distinguish between 10 different symbols (0-9). Digital electronics use radix of 2 because it is easier to distinguish between only two symbols, therefore it is easier to store information in this form. The trade-offs that same number expressed in radix of 10 is around 3.5 times shorter that a radix of 2 . For example, 9 is expressed in radix 2 with the sequence 1001, the number 127 is 11111111 etc. The symbols available for the radix of 2 are 0 and 1, and they are called BInary digiTS, in short bits. Using 2 digits we can express numbers from 0 to 99 (that is, 100 different numbers). Using 2 bits we can express numbers from 0 to 3 (that is, 4 different numbers). Most common radices are 2 (binary), 8 (octal), 16 (hex), 10 (dec) and 256 . We will mark numbers in radix 2 , as prefixed with $0 b$ e.g.: $0 b 1001$ is number 9 in radix 10. The hexadecimal number will be prefixed with $0 x$ e.g.: $0 \times 10$ is 16 in radix 10 .

Table 1. Multiples of bits / bytes according to JEDEC [3.]. IEC 80000-13 standard changes the name for the power of two, by inserting a "bi" in the name: Kibibyte, Mebibyte, Gibibyte.

| Memory Unit (JEDEC) | Memory unit (IEC) | Description |
| :--- | :--- | :--- |
| Bit | Bit | Binary Digit 1 or 0 |
| Kbit | Kibibit | 1024 bits |
| Mbit | Mebibit | 1024 Kbits |

[Digital] Electronics by Example: When Hardware Greets Software

| Byte | Byte | 8 bits |
| :--- | :--- | :--- |
| KiloByte(KB) | KibiByte (KiB) | 1024 Bytes |
| MegaByte(MB) | MebiByte (MiB) | 1024 KB |
| GigaByte(GB) | Gibibyte (GiB) | 1024 MB |
| TeraByte(TB) | Tebibyte (TiB) | 1024 GB |
| PetaByte(PB) | Pebibyte (PiB) | 1024 TB |
| HexaByte or exaByte <br> (EB) | Exbibyte (EiB) | 1024 PB |
| ZettaByte (ZB) | Zebibyte (ZiB) | 1024 EB |
| YottaByte (YB) | Yobiibyte (YiB) | 1024 ZB |

### 1.4 Digital systems

Digital systems are designed to store and process and exchange information in digital form. They are found in a wide range of applications, including process control, communication systems, digital instruments, and consumer products. These systems/circuits may be classified by the number of appropriate loops enclosed within [5.]; more loops will mean more autonomy, therefore smarter circuits.

0 - loop circuits: contain only combinational circuits (logic gates)
1 - loop circuits: the memory circuits, with behavioral autonomy in their own internal states; they are mainly used for storing

2 - loops circuits: the automata, with the behavioral autonomy in their own state space, performing mainly the function of sequencing

3 - loops circuits: the processors, with the autonomy in interpreting their own internal states; they perform the function of controlling

4 - loops circuits: the computers, which interpret autonomously the programs according to the internal data
n-loop circuits: systems in which the information is interpenetrated with the physical structures involved in processing it; the distinction between data and programs is surpassed and the main novelty is the self-organizing behavior.
[Digital] Electronics by Example: When Hardware Greets

Any k-loop circuit can do everything any k-1 loop circuit can do.
While 0 - loop circuits (combinational logic circuits) are quite easy to grasp as they are very simple in structure and behavior, the more evolved circuits, containing sequential circuits (with the clock signal driving them) are the ones used to handle complexity.

Some common 0-loop circuits are: logic gates, multiplexers (sends the selected digital input to the output), demultiplexers (send the input to the selected output), decoders (sends logic 1 to the selected output), adders, subtractors, ALUs (arithmetical-logical units), equality comparators, magnitude comparators etc.

Some common sequential circuits are flip-flops (FFs), registers, counters/timers, and FSMs.

### 1.5 The advantages of using digital systems

The world is analog, therefore, interacting with it, using digital systems, implies conversion between analog to digital and back.


Figure 4. Analog to digital conversion, digital processing and digital to analog conversion example
The main advantages of using a digital system:

- Error correction: math (using numbers) can help a lot to find errors and correct them
- Noise tolerance: copy of a copy may be digitally identical, whereas copy of a copy in analog storage is never the same. Keeping numbers
in base2, allows maximum noise immunity as the digital system only has to discriminate between the two possible different symbols. In analog,
- Compression: crunching numbers is possible when
- Modularity: data transfers between digital modules, imply that data processing in a digital system is modular, therefore, there is a high chance of reusability in both hardware modules and software modules. Modular is good as it allows divide-et-impera method of problemsolving.
- Encryption: it is easy to scramble and obfuscate data in other data
- Repeaters: low-cost repeaters and they only have to amplify two symbols accurately (the noise of the repeater can be high)
- Compromise of space \& compute power: it can be done in the field, not in the factory. Digital systems are easily configurable to save space and power with acceptable compromises on quality


## 2.The FPGA (Field Programmable Gate Array)

The FPGA is an semiconductor device based on a matrix of reconfigurable logic blocks (CLBs) as seen in Figure 5. The advantage of this device is that it can be reconfigured to emulate any digital circuit of a certain complexity, in the field (not in the factory!). The interconnection can relay signals coming from any direction to signals going towards any direction. The I/O cells allow signals to travel between the FPGA and outer world.
[Digital] Electronics by Example: When Hardware Greets

## Software



Figure 5. Generic FPGA Architecture Overview
An example of a configurable logic block (CLB) is exemplified below, in Figure 6.


Figure 6. Xilinx CLB. Blue blocks are multiplexers, violet blocks are FFs and dark-green blocks are LUTs (look-up tables)

The software tools first convert code into RTL (register-transfer level, a design abstraction which models the synchronous circuit into flow of digital signals between registers and the logical operations performed on them), then from RTL into gates (during synthesis), and then it infers what resources of the FPGA should it use and how to link them in the physical
[Digital] Electronics by Example: When Hardware Greets
Software
FPGA device (during implementation). The implementation step is where it matters what specific FPGA chip will be used.


Figure 7. FPGA development flow
Below, there is an FPGA board we will use further, to exemplify digital circuits.
[Digital] Electronics by Example: When Hardware Greets
Software


Figure 8. The Nexys 4 DDR FPGA board

| Callout | Component Description | Callout | Component Description |
| :---: | :--- | :---: | :--- |
| $\mathbf{1}$ | Power select jumper and battery header | $\mathbf{1 3}$ | FPGA configuration reset button |
| $\mathbf{2}$ | Shared UART/ JTAG USB port | $\mathbf{1 4}$ | CPU reset button (for soft cores) |
| $\mathbf{3}$ | External configuration jumper (SD / USB) | $\mathbf{1 5}$ | Analog signal Pmod port (XADC) |
| $\mathbf{4}$ | Pmod port(s) | $\mathbf{1 6}$ | Programming mode jumper |
| $\mathbf{5}$ | Microphone | $\mathbf{1 7}$ | Audio connector |
| $\mathbf{6}$ | Power supply test point(s) | $\mathbf{1 8}$ | VGA connector |
| $\mathbf{7}$ | LEDs (16) | $\mathbf{1 9}$ | FPGA programming done LED |
| $\mathbf{8}$ | Slide switches | $\mathbf{2 0}$ | Ethernet connector |
| $\mathbf{9}$ | Eight digit 7-seg display | $\mathbf{2 1}$ | USB host connector |
| $\mathbf{1 0}$ | JTAG port for (optional) external cable | $\mathbf{2 2}$ | PIC24 programming port (factory use) |
| $\mathbf{1 1}$ | Five pushbuttons | $\mathbf{2 3}$ | Power switch |
| $\mathbf{1 2}$ | Temperature sensor | $\mathbf{2 4}$ | Power jack |

Figure 9. Nexys 4 DDR board features
[Digital] Electronics by Example: When Hardware Greets

## Software



## 2. Zero-loop systems

### 2.1 Prerequisites

### 2.1.1 Binary and Boolean Logic

Boolean algebra is a branch of algebra, where the values of the variables are truth values (true and false) usually coded as 1 and 0 and uses logical operators such as AND (conjunction), OR (disjunction), NOT (negation). It was introduced by English mathematician George Boole in the book "The Mathematical Analysis of Logic" in 1847.

A logical operation is a function of two variables and may be expressed using a truth table as below:

Table 2. A (general) logic operation's truth table

| A | B | OP (A, <br> B) |
| :--- | :--- | :--- |
| FALSE | FALSE | $?$ |
| FALSE | TRUE | $? ?$ |
| TRUE | FALSE | $? ? ?$ |
| TRUE | TRUE | $? ? ? ?$ |

There are 16 dual-input single-output logical operations, 3 of which are most used (hence named). The 16 number comes from the output: there are 4 bits of 0 or 1 (one for every combination of A and B ), therefore, there are 16 different output configurations => 16 different gates. Their truth table is as below:

Table 3. Truth tables for AND, OR and NOT operations

| A | B | A and <br> B | A or B | Not A |
| :--- | :--- | :--- | :--- | :--- |
| FALS <br> E | FALS <br> E | FALSE | FALSE | TRUE |
| FALS <br> E | TRUE | FALSE | TRUE | TRUE |
| TRU <br> E | FALS <br> E | FALSE | TRUE | FALSE |
| TRU | TRUE | TRUE | TRUE | FALSE |

[Digital] Electronics by Example: When Hardware Greets Software

| $E$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |

Table 4. Truth tables for AND, OR and NOT operations (seen as 1-bit operations)

| $A$ | $B$ | A and <br> $B$ | A or B | Not A |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 |

### 2.1.2 Digital Gates

The electronic circuits used to implement Boolean logic are the logical gates. Nowadays, all gates are made of transistors (a semiconductor device used to amplify or switch electrical signals and power). For example, the NOT gate is made of two CMOS transistors (a p-channel and n-channel MOS transistor), as seen in Figure 4 below.


Figure 11. NOT gate ("inverter") made of one pMOS (top) and one nMOS (bottom) transistor.
Vdd is usually at least 1.8 V over Vss, and Vss is usually ground. When A is "low," pMOS transistor conducts current and draws Q close to Vdd ("high") whereas nMOS is not conducting. When A is "high" level, nMOS conducts and ties Q to the Vss level ("low").

Engineers use the symbols of such gates, in logic schematics; these symbols, are ratified by international standards as seen in Figure 5.
[Digital] Electronics by Example: When Hardware Greets

## Software

| $A N S I ~ S y m b o l ~$ | IEC Symbol | NAME |
| :--- | :--- | :--- | :--- | :--- |

Figure 12. ANSI / IEC [6.] (right) and MIL-STD-806B [7.] (left) symbols foremost common 7/16 dualinput logic gates (elementary), with their names.
[Digital] Electronics by Example: When Hardware Greets
Software


Figure 13. The truth tables for the most commonly used logic gates.
All the 2-input gates are called elementary (or basic) gates. Similarly, for all circuits that are expressed in a iterative or recursive way, the very first instance is called "elementary".

NOR and NAND gates are called universal gates, because all other 2-input gates (and therefore, N -input gates) may be implemented using any one of them. For example:

- One NOT gate may be made of one NOR or NAND where both inputs are tied from the same NOT input.
- One AND gate is made of NAND + AND, so three NAND gates are enough.
- One OR gate is made of NOR + NOT, so three NOR gates are enough.
- XOR gate is made of one NAND, one NOT and one AND gate.

Last, a NAND gate may be transformed into NOR and vice versa, by using DeMorgan:

NOT (A OR B) $=\operatorname{NOT}(\mathrm{A})$ AND NOT(B)
NOT (A AND B) $=\operatorname{NOT}(\mathrm{A})$ OR NOT(B)

### 2.1.3 Voltage levels (VI / VO)

Table 5. Recommended operating conditions for 54HC595 / 74HC595 ICs (a common 74HCxx circuit)



Figure 14. Voltage levels: output requirements vs. input requirements.

- High state/Logic 1: $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{OH}}$ ( $\mathrm{V}_{\mathrm{OH}}$ is minimum output voltage for state HIGH or logic 1)
- Low state/Logic 0: $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{OL}}$ ( $\mathrm{V}_{\mathrm{OL}}$ is maximum output voltage for low/0 state)
- High state/Logic 1: $\mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IH}}\right.$ is minimum voltage interpreted as logic high/1)
- Low state/Logic 0: $\mathrm{V}_{\mathrm{I}}<\mathrm{V}_{\mathrm{IL}}$ ( $\mathrm{V}_{\mathrm{IL}}$ is maximum voltage interpreted as logic low/0)
- "Noise Margin"- allows logic level to be correct even if some voltage variation occurs
- High state/Logic 1: $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{IH}}+$ Vnoise (noise does not pull voltage below threshold)
- Low state/Logic 0: $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{IL}}-$ Vnoise (noise does not pull voltage above threshold)
[Digital] Electronics by Example: When Hardware Greets Software

In digital design vocabulary, a driver is similar in function to an electrical driver: it just amplifies the current (keeps the voltage the same, therefore, keeps the logic value on the output, similar to input)

### 2.1.4 Logic gates components

The logic gates may be composed of various devices depending on the field used in. First ones were mechanical, then electro-mechanical, and nowadays electronic. One common implementation in electronics is with MOSFET transistors.


Figure 15. MOSFET implementations of common logic gates. Left (NOT), middle (NAND), and right (NOR)

Regarding the size in MOS transistors we have:

- NOT gate, made of 2 transistors
- NAND, NOR gates made of 4 transistors
- AND, OR gates made of 6 transistors (NAND/NOR + NOT)
- XOR gate made of 8 transistors

Logic gates are still available as integrated circuits using the 74xx family, for example the 74 HCOO implements $6 x$ NOT gates in one DIP14 or SOIC14 package ( 6 inputs, 6 outputs, one Vcc and one GND). There are circuits for all common 2 -input gates ( 74 HCOO for NAND, $74 \mathrm{HCO2}$ for NOR) and common 3input gates ( $74 \mathrm{HC10}$ for NAND, $74 \mathrm{HCl1}$ for AND).


Figure 16. The 74HC04 hex-inverter circuit

### 2.1.5 Complexity in digital circuits

A complex circuit is a circuit that has spatial complexity (structure) or behavior complexity or a combination of the two.

To express spatial complexity, two metrics are used:

- the SIZE (S) of the circuit (the number of elementary gates)
- the DEPTH (D) of the circuit (the largest number of elementary gates passed through, when the signal goes from any input to any output)

An elementary gate (2-input, 1-output) has the $S=1$ and $D=1$.

### 2.1.6 Complexity classes

A more in-depth talk on complexity for algorithms may be found in [941.], below is an extract of how complexity applies to circuits. Complexity is usually expressed as Big-O notation. The complexity of a function $f$ is decided by finding another function g , which asymptotically bounds the f function.

Mathematically, this is expressed as: if $f(n)$ has the same complexity as $g(n)$, then from $n=k$ onwards, the $c^{*} g(n)>=f(n)$, where $k$ is a point <infinity and c is a constant
[Digital] Electronics by Example: When Hardware Greets

## Software



Figure 17. Representing a $g(n)$ function which asymptotically bound $f(n)$ function.
To learn more about Big-Oh, Big-Theta and Big-Omega and their small variants, see [10.10.]. A list of common complexity classes is listed below. $\mathrm{O}(1)$ means constant time, and is the best one can hope for: the algorithm runtime will not increase with data increase, the circuit will not increase its size no matter the number of inputs etc.


Figure 18. The O-notation complexity increases with the number of elements processed. O(1) and $O(l o g n)$ are usually excellent complexities, $O(n)$ is fair, and $O(n * \operatorname{logn})$ is usually considered almost decent in algorithms and circuits

To better understand the complexity difference between $\mathrm{O}(\operatorname{logN})$ and $\mathrm{O}(\mathrm{N})$ we propose the next game: one thinks at a number from 0 to 100. Assuming another one tries to guess the number, with hints of "my number is higher" or "my number is lower":

- in $\mathrm{O}(\mathrm{N})$ algorithm (brute forcing all values) one will guess in at most 100 steps
[Digital] Electronics by Example: When Hardware Greets
- whereas in $\mathrm{O}(\log N)$ algorithm, same task will take at most 7 steps (assuming $\log 2$ ).
This is not very impressive, but as one goes further (towards infinity), the advantage will become obvious. Assume the same game, but with numbers from 0 to 4 billion:
- in $\mathrm{O}(\mathrm{N})$ algorithm it will take at most 4 billion steps
- whereas in $\mathrm{O}(\log \mathrm{N})$ it will take at most 32 steps!

This is the power of the logarithm: it goes to infinity with $N$ going to infinity, but much slower.

To better understand how this applies to circuits, imagine an N-input AND gate, implemented with N -1 elementary gates, arranged in logN layers as below:
[Digital] Electronics by Example: When Hardware Greets

## Software



Figure 19. A 16-input AND gate built from 2-input AND gates.
It is quite common to have a logN depth (and acceptable); a size of $O(N)$ is also fair. There are circuits that can implement any logic function (eg. a decoder to output all minterms + specific AND gates to combine the specific minters) however, the price paid is $2 * * \mathrm{~N}$ size or even worse, $\mathrm{N} * 2 * * \mathrm{~N}$ size: this is why the process of minimization (expressing the same logic function with as few number of elementary gates, as possible) is a mandatory study in this field. Fortunately, for most common circuits, the synthesis toolchain will take care of that, but applying an optimization step after inferring the logic function from the behavioral description.
[Digital] Electronics by Example: When Hardware Greets

### 2.1.7 Verilog syntax

S. Winberg and J. Taylor [9.] summarized the most important syntax features of Verilog language in their cheat sheet:

```
Comments
// One-liner
/* Multiple
    lines */
Numeric Constants
// The 8-bit decimal number 106:
8'b_0110_1010 // Binary
8'o_152 // Octal
8'd_106 // Decimal
8'h_6A // Hexadecimal
"j" // ASCII
78'bZ // 78-bit high-impedance
```

Too short constants are padded with zeros on the left. Too long constants are truncated from the left.

Nets and Variables
wire [3:0]w; // Assign outside always blocks
reg [1:7]r; // Assign inside always blocks
reg [7:0]mem[31:0];
integer j; // Compile-time variable
genvar k; // Generate variable

## Parameters

```
parameter N = 8;
```

localparam State $=2$ 'd3;

## Assignments

assign Output $=\mathrm{A} * \mathrm{~B}$;
assign $\{C, D\}=\{D[5: 2], C[1: 9], E\} ;$

## Operators

// These are in order of precedence...
// Select
$\mathrm{A}[\mathrm{N}] \mathrm{A}[\mathrm{N}: \mathrm{M}]$
// Reduction
$\& A \sim \&|A \sim| A \sim A \sim \sim A$
// Compliment
! A ~A
// Unary
+A -A
// Concatenate
$\{\mathrm{A}, \ldots, \mathrm{B}\}$
// Replicate
\{N\{A\}\}
// Arithmetic
A*B A/B A\%B
$\mathrm{A}+\mathrm{B} \mathrm{A}-\mathrm{B}$
// Shift
$A \ll B \quad A \gg B$
// Relational
$\mathrm{A}>\mathrm{B} \quad \mathrm{A}<\mathrm{B} \quad \mathrm{A}>=\mathrm{B} \quad \mathrm{A}<=\mathrm{B}$
$\mathrm{A}==\mathrm{B} \mathrm{A}!=\mathrm{B}$
// Bit-wise
A\&B
$A^{\wedge} B A^{\sim}{ }^{\sim} B$
A|B
// Logical
A\&\&B
Al|B
// Conditional
A ? B : C

## Module

```
module MyModule
#(parameter N = 8) // Optional parameter
    (input Reset, Clk,
        output [N-1:0]Output);
    // Module implementation
endmodule
```


## Module Instantiation

// Override default parameter: setting $\mathrm{N}=13$ MyModule \#(13) MyModule1(Reset, Clk, Result);

Figure 20. Verilog syntax cheat sheet (1/2)
[Digital] Electronics by Example: When Hardware Greets

```
Case
always @(*) begin
    case(Mux)
        2'd0: A = 8'd9;
        2'd1,
        2'd3: A = 8'd103;
        2'd2: A = 8'd2;
        default:;
        endcase
end
always @(*) begin
    casex(Decoded)
        4'b1xxx: Encoded = 2'd0;
        4'b01xx: Encoded = 2'd1;
        4'b001x: Encoded = 2'd2;
        4'b0001: Encoded = 2'd3;
        default: Encoded = 2'd0;
    endcase
end
```


## Synchronous

```
always @(posedge Clk) begin
    if(Reset) B <= 0;
    else B <= B + 1'b1;
end
```


## Loop

```
always @(*) begin
    Count = 0;
    for(j = 0; j < 8; j = j+1)
        Count = Count + Input[j];
end
```


## Function

```
function [6:0]F;
    input [3:0]A;
    input [2:0]B;
    begin
        F = {A+1'b1, B+2'd2};
    end
endfunction
```


## Generate

genvar j;
wire [12:0]Output[19:0];
generate
for ( $\mathrm{j}=0$; j < 20; $\mathrm{j}=\mathrm{j}+1$ )
begin: Gen_Modules
MyModule \#(13) MyModule_Instance(
Reset, Clk,
Output[j]
);
end
endgenerate

## State Machine

```
reg [1:0]State;
localparam Start \(=2\) 'b00;
localparam Idle \(=2\) 'b01;
localparam Work \(=2\) 'b11;
localparam Done \(=2\) 'b10;
reg tReset;
always ©(posedge Clk) begin
    tReset <= Reset;
    if(tReset) begin
        State <= Start;
    end else begin
        case(State)
        Start: begin
        State <= Idle;
        end
        Idle: begin
        State <= Work;
        end
        Work: begin
            State <= Done;
        end
        Done: begin
            State <= Idle;
        end
        default:;
        endcase
    end
end
```

[Digital] Electronics by Example: When Hardware Greets Software

Figure 21. Verilog syntax cheat sheet (2/2)

## [Digital] Electronics by Example: When Hardware Greets Software

### 2.1.7 VHDL syntax

```
GRAY_ITALICS represent user-defined names or operations
Purple constructs are only available in VHDL }2008
```

```
.- This is a comment
/* Multi-line comment (VHDL 2008 only) */
\(\left.\begin{array}{l}\text { library IEEE; } \\ \text { use IEEE.std_logic_1164.all; }\end{array}\right\}\) You almost always need these libraries;
\(\left.\begin{array}{l}\text { use IEEE.std_logic_1164.al1; } \\ \text { use IEEE. numeric_std.all; }\end{array}\right\}\) just put this at the top of every file.
entity ENTITY_NAME is
port(
PORT_NAME : in std_logic; -- Single bit input ANOTHER : out std_logic_vector(3 downto 0 ), - 4-bit output
end; No semicolon on the last one!
architecture \(A R C H \_N A M E\) of ENTITY_NAME is
-- Component declarations, if using submodules
component SUB_ENTITY is Just replace "entity" with "component port( and put "end component " at the end.
-- Port list for the entity you're including );
```

end component;
-- Signal declarations, if using intermediate signals
signal NAME : TYPE;
begin
-. Architecture definition goes here
end;

Instantiate a submodule
INSTANCE_NAME : MODULE_NAME generic map (

GENERIC => CONSTANT, )
port map(
PORT => VALUE, ANOTHER => LOCAL_SIGNAL

## Continuous assignments

);

```
RESULT_SIGNAL <= SIGNAL1 and SIGNAL2; Also works for or, not, nand, nor, xor
RESULT_SIGNAL <= '1' when (SIGNAL1 = x"5") else '0'; Note '=' for comparison (not '==')
HIGHEST_BIT <= EIGHT_BIT_VEC(7); Extract a single bit (7 is MSB, 0 is LSB)
TWO_BIT_VEC <= EIGHT_BIT_VEC(3 downto 2); Extract multiple bits
SIX_BIT_VEC <= "000" & EIGHT_BIT_VEC(3 downto 2) & SINGLE_BYTE; Concatenate
```


## Types

std_logic Basic logic type, can take values $0,1, \mathrm{X}, \mathrm{Z}$ (and others)
std_logic_vector ( n downto m ) Ordered group of std_logic
unsigned ( n downto m ) Like std_logic_vector, but preferred
signed ( $n$ downto $m$ ) for numerically meaningful signals
integer Poor for synthesis, but constants are integers by default

## Literals

```
'0', '1', 'X', 'Z'
"00001010", x"0c" 8-bit binary, hex
9x"101" 3b"101" 7d"101"
9-bit hex 3-bit binary 7-bit decimal
```

5, 38, 10000000

## Type conversion

```
to_unsigned(INTEGER, WIDTH) Use to_unsigned for unsigned constants before VHDL 2008.
unsigned(LOGIC_VECTOR) (Same things for signed)
std_logic_vector(UNSIGNED)
```

[Digital] Electronics by Example: When Hardware Greets Software

Figure 22. VHDL cheat sheet (1/2)

## [Digital] Electronics by Example: When Hardware Greets Software

Process blocks<br>process (SENSITIVITY) is begin<br>.- if/case/print go here<br>end process;

## If sensitivity includes:

| all $\downarrow \longrightarrow$ | Combinational logic |
| :--- | :--- | | Specify all signals by name prior to |
| :--- |
| clk $\uparrow \longrightarrow$ Flip-flop / register |

## Reporting stuff

```
assert CONDITION report "MESSAGE" severity error; Print message if condition is false
report "MESSAGE" severity error; Severity can be NOTE, WARNING, ERROR, FATAL
        "FATAL" ends the simulation
report "A is " & to_string(a); Use image function prior to VHDL 2008
report "A in hex is " & to_hstring(a);
    concatenation conversion to string
```


## Writing to files (or stdout)

```
variable BUF : line; Declare buffer in process block
write(BUF, string'("MESSAGE")); Append message to buffer
writeline(output, BUF); Write buffer to stdout (like report, but just the text)
file RESULTS : text; Declare file handle in process block
file_open(RESULTS, "FILENAME", WRITE_MODE);
writeline(RESULTS, BUF);
if CONDITION then
    SIGNAL <= VALUE1;
elsif OTHER_CONDITION then
    SIGNAL <= VALUE2; Note spelling
else of "elsif"!
    SIGNAL <= VALUE3;
end if;

\section*{If/else}

\section*{Sequential logic}
```

process (CLOCK) is

```
process (CLOCK) is
begin
begin
    if rising_edge(CLOCK) then
    if rising_edge(CLOCK) then
        -- Clocked assignments go here
        -- Clocked assignments go here
    end if;
    end if;
end process;
```

```
end process;
```

```

Case
```

```
case INPUT_SIGNAL is
```

```
case INPUT_SIGNAL is
    when VALUE1 => OPERATION1;
    when VALUE1 => OPERATION1;
    when VALUE2 => OPERATION2;
    when VALUE2 => OPERATION2;
    when others => DEFAULT;
    when others => DEFAULT;
end case;
```

end case;

```

\section*{For loop}
```

for INDEXVAR in MIN to MAX loop

```
for INDEXVAR in MIN to MAX loop
    -- loop body here
    -- loop body here
end loop;
end loop;
To count down:
To count down:
for INDEXVAR in MAX downto MIN loop
```

```
for INDEXVAR in MAX downto MIN loop
```

```

\section*{Enumerated types}
type TYPENAME is (VAL1, VAL2, VAL3);
signal NAME : TYPENAME; Just like any other type

Figure 23. VHDL cheat sheet (2/2)
[Digital] Electronics by Example: When Hardware Greets Software

\subsection*{2.1.8 Simulation}

The simulation is

\subsection*{2.1.9 Our first digital circuit - the switch tester}

Usually, dev-board switches are of poor quality, therefore, before using them, one might check the state of the switches (whether they are always on or off, hence malfunctioning). The circuit would be driver at the input, driver at the output, such that the on or off state of each switch can be monitored on a correspondent led:

SW[15:0]


Figure 24. The schematic of a switch checker
A simulation where each switch is switched on then off, should look like the figure below:


The Verilog and VHDL implementation are as follows:
[Digital] Electronics by Example: When Hardware Greets Software
module top(output [15:0]LED, input [15:0]SW);
assign LED \(=\) SW;
endmodule
Figure 25. Verilog description of switch-checker
library IEEE;
use IEEE.STD_LOGIC_1164.AL_;
entity top is
Port ( SW : in STD_LOGIC_VECTOR ( 15 downto 0);
LED: out STD_LOGIC_VECTOR (15 downto 0));
end top;
architecture Behavioral of topis
begin
\(\mathrm{LED}<=\mathrm{SW}\);
end Behavioral;
Figure 26. VHDL description of switch-checker
// TODO: Verilog simulation / VHDL?
[Digital] Electronics by Example: When Hardware Greets Software

To express the AND gate behavior in Figure 27 one has to write in Verilog the code or VHDL code below.


Figure 27. 2-input AND gate
module AndGate(input A, input B, output Q);
```

assign Q =A \& B;

```
endmodule

Figure 28. Verilog code (dataflow) for a 2-input AND gate
```

library IEEE;
useIEEEstd_logic_1164.all;

- Entity dedaration
entityandGate is
port(A : in std_logic; - AND gate input
B: in std_logic; - AND gate input
Q: out std_logic); - AND gate output
end andGate;

```
- Dataflow M odelling Style
- Architecture definition
architecture andLogic of andGate is
begin
    \(\mathrm{Q} \Longleftarrow \mathrm{A} A N D B ;\)
end andLogic;

Figure 29. Verilog code (dataflow) for a 2-input AND gate
[Digital] Electronics by Example: When Hardware Greets

\subsection*{2.2 Theory \& Exercises}

\subsection*{2.2.1 Multiple-input gates}

Using only elementary ( 2 -input) gates, create a 4 -input AND gate. Write code in both dataflow and structural manner. Describe the circuit in both in Verilog and VHDL language.


Figure 30. 4-input AND gate from 2-input AND gates (dataflow)
module And4GateDataflow(input AT, input BT, input CT, input DT, output QT);
assign QT \(=A T \& B T \& C T \& D T ;\)
endmodule

Figure 31. Verilog description for 4-input AND (dataflow)
[Digital] Electronics by Example: When Hardware Greets
Software
library IEEE;
use IEEE.STD_LOGIC_1164.A山;
entity And4Gate is
Port ( AT: in STD_LOGC;
BT: in STD_LOGC;
CT: in STD_LOGC;
DT: inSTD_LOGC;
QT : out STD_LOGC);
end And4Gate;
architecture and4Logic of And4Gate is
begin QT <ATAND BTAND CT AND DT;
end and4Logic;

Figure 32. VHDL description for 4-input AND (dataflow)


Figure 33. 4-input AND gate from 2-input AND gates (structural)
[Digital] Electronics by Example: When Hardware Greets
Software
module And2Gate(input A, input B, output Q);
assign \(\mathrm{Q}=\mathrm{A} \& \mathrm{~B}\);
endmodule
module AndAGateStructural (input AT, input BT, input CT, input DT, output QT);
wire ABT;
wireCDT;
And2Gate(.A(AT), .B(BT), .Q(ABT));
And2Gate(.A(CT), .B(DT), .Q(CDT));
And2Gate(.A(ABT), .B(CDT), . \(Q(Q T)\) );
endmodule

Figure 34.Verilog description of 4-input AND gate from 2-input AND gates (structural)
A few notes here: assuming N is power of 2, the number of elementary gates for an N -input AND or OR gate is a having log 2 N layers each with half of the number of gates or previous layer. For example, an 16-input AND gate requires 4 layers having the \(\mathrm{N}-1\) gates, distributed as follows:
- Layer 1: 8 elementary gates (all 16 inputs go into the inputs of the first layer)
- Layer 2: 4 elementary gates
- Layer 3: 2 elementary gates
- Layer 4: 1 elementary gate (which gives the output of the circuit)

Therefore, the SIZE of the circuit is \(\mathrm{O}(\mathrm{N})\), and the DEPTH of the circuit is O(logN)
[Digital] Electronics by Example: When Hardware Greets
Software
library IEEE;
use IEEx.STD_LOGIC_1164.AШ;
entity And4Gate is
Port (AT : insTD_LOGIC;
BT : inSTD_LOGIC;
CT : inSTD_LOGIC;
DT : inSTD_LOGIC;
QT : out STD_LOGIC);
end AndAGate;
architecture and4LogicStructural of And4Gate is
component And2Gate
port(A, B: in std_logic;
Q: out std_logic);
end component;
signal and1_to_and3: std_logic;
signal and2_to_and3: std_logic;
begin
and1: And2Gate port map(AT, BT, and1_to_and3);
and2: And2Gate port map(CT, DT, and2_to_and3);
and3: And2Gate port map(and1_to_and3, and2_to_and3, QT);
end and4Logicstructural;
Figure 35. VHDL description of 4-input AND gate from 2-input AND gates (structural)
[Digital] Electronics by Example: When Hardware Greets
Software

\subsection*{2.2.2 Elementary multiplexer}

A multiplexer is a circuit that outputs one of its inputs, depending on the selection. The elementary multiplexer is draws as follows:


Figure 36. MUX2 implemented with one NOT, two AND, one OR gate(s)
The implementation post-synthesis is done with one LUT, as shown in the


Figure 37. LUT-based implementation of elementary mux, in FPGA
[Digital] Electronics by Example: When Hardware Greets Software
module AndZ(output q, input a, input b);
assign \(q=a \& b ;\)
endmodule
module Or2(output q, input a, input b);
assign \(q=a \mid b ;\)
endmodule
module Notl(output q, input a);
assign \(\mathrm{q}=-\mathrm{a}\);
endmodule
module MuX2(output out, input selection, input in0, input in1);
//assign out =(inO*!selection) | in1*selection;
//assign out \(=(\) selection \(=0) ?\) in0 \(:\) inl;
//structural:
wire notselection;
wire wl;
wirew2;

Not1 notgateO(.q(notselection), a(selection));
And2 andgatel(.q(wl), .a(notselection), .b(in0));
And2 andgate2(.q(w2), .a(selection), .b(inl));
Or2 orgate3(.q(out), .a(w1), b(w2));
endmodule

Figure 38. Verilog description of an elementary MUX
[Digital] Electronics by Example: When Hardware Greets Software
library IEEE;
use IEEE.STD_LOGIC_1164.AL;
entity Mux2 is
Port(in0,in1,sel: in STD_LOGC; outp : out STD_LOGC);
end Mux2;
architecture Mux2a of Mux2 is
component And2
porta,, b: insTD_LOGIC;
q: out STD_LOGC);
end component;
component Or2
port(a,b: insTD_LOGIC;
q: out STD_LOGC);
end component;
component Not1
port(a: in STD_LOGIC;
q: out STD_LOGC);
end component;
signal w1: STD_LOGIC;
signal w2: STD_LOGG;
signal nsel: STD_LOGI;
begn
andgatel: And2 port map( \(\Rightarrow \Rightarrow\) inO, \(b \Rightarrow\) nsel, \(\mathrm{q} \Rightarrow \mathrm{wl}\) );
andgate2: And2 port map( \(a \Rightarrow\) in1, \(b \Rightarrow\) sel, \(q \Rightarrow\) w2);
notgate3: Not1 port map ( \(a \Rightarrow\) sel, \(q \Rightarrow\) nsel);
orgate4: Or2 port map( \(\mathrm{a} \Rightarrow \mathrm{wl}, \mathrm{b} \Rightarrow \mathrm{w} 2, \mathrm{q} \Rightarrow\) outp);
end Mux2a;

Figure 39. VHDL description of an elementary MUX
[Digital] Electronics by Example: When Hardware Greets
Software
Exercise: Using elementary MUX (2-input, 1-selection), describe a 4-input MUX. All data is 1-bit wide.
Solution: A hierarchical implementation will be made, with layered MUXes: first layer will have \(2 x\) MUXes, and the next layer just 1.


Figure 40. Block schematic for MUX4 made of \(3 \times\) MUX2
As one may see, the number of layers is \(\log _{2} \mathrm{~N}=>\) depth is \(\mathrm{O}(\log \mathrm{N})\), and the number of elementary circuits is \(\mathrm{N}-1=>\) size is \(\mathrm{O}(\mathrm{N})\).
```

module MUX2(input in0, input in1, input sel, output outp);
assignoutp $=(($ sel $=0)$ ? in0 : in1);
endmodule
module MUXA(input inp0, input inp1, input inp2, input inp3,
input sel0, input sel1, output outpp);
wire muxlout;
wire mux2out;
MUX2 mux1(.in0(inp0), .in1(inp1), ,sel(sel0), .outp(mux1out));
MUX2 mux2(.in0(inp2), in1(inp3), , sel(sel0), . outp(mux2out));
MUX2 mux3(.inO(mux1out), inl(mux2out), ,sel(sel1), .outp(outpp));
endmodule
module top(input [5:0]SW, output LED);
MUX4 mux4(.inpO(SW[0]), ,inp1(SW[1]), .inp2(SW[2]), inp3(SW[3]),
.sel0(SW[4]), .sel1(SW[5]), .outpp((LED));
endmodule

```
[Digital] Electronics by Example: When Hardware Greets Software
```

library IEEE;
use IEEISSTD_LOGIC_1164.ALL;
entity Mux4 is
Port(inp0, inp1, inp2, inp3: in STD_LOGC;
sel0,sel1: in SID_LOGIC;
outpp : out STD_LOGC);
end Mux4;
architecture Mux4a of Mux4 is
component Mux2
port(in0, in1: inSTD_LOGC;
sel: inSID_LOGC;
outp: out STD_LOGIC);
end component;
signal wa: STD_LOGG;
signal wb: STD_LOGC
begn
mux2a: Mux2 port map(in0 }=>\mathrm{ inp0, in1 }=>\mathrm{ inp1, sel }=>\mathrm{ sel0, outp }=>\mathrm{ wa);
mux2b: Mux2 port map(in0 }=>\mathrm{ inp2, in1 }=>\mathrm{ inp3, sel }=>\mathrm{ sel0, outp }=>\mathrm{ wb);
mux2c: Mux2 port map(in0 }=>\mathrm{ wa, in1 }=>\mathrm{ wb, sel }=>\mathrm{ sel1, outp }=>\mathrm{ outpp);
end Mux4a;

```

Figure 42. VHDL description of MUX4 made of MUX2 circuits
[Digital] Electronics by Example: When Hardware Greets Software

\subsection*{2.2.3 Elementary decoder and 2-to-4 decoder}

A decoder is a circuit that provides a one-hot representation of a binary number.


Figure 43. Schematic of an elementary decoder


Figure 44. Schematic of 2-to-4 decoder made of 1-to-2
From this definition of 2-to-4 decoder a pattern emerges: assuming N inputs, a N -to- \(2^{* *} \mathrm{~N}\) decoder has the size S and depth D of:
\(\mathrm{S}=\mathrm{N} *\) sizeof(NOT) \(+2^{* *} \mathrm{~N} *\) sizeof \((\mathrm{N}\)-input AND) \(=\mathrm{O}(\mathrm{N})+2 * * \mathrm{~N} * \mathrm{O}(\mathrm{N})=\mathrm{O}(\mathrm{N}\) * 2 **N)
\(\mathrm{D}=1+\mathrm{D}(\mathrm{N}\)-input AND \()=\mathrm{O}(\log \mathrm{N})\)
[Digital] Electronics by Example: When Hardware Greets Software

There is another recursive definition of N -input decoder, based on two \(\mathrm{N} / 2\) input decoders which reduce the size S to \(\mathrm{O}\left(2^{* *} \mathrm{~N}\right)\).
```

module Decoder1to2(output out1, output out0, input in);
assign out1 =in;
assign out0 = --n;
endmodule
module Decoder2to4(output out3, output out2, output out1, output out0,
input in1, input in0);
wire decOoutl;
wire decOout0;
Decoder1to2 decO(.out1(decOout1), .outO(decOout0), .in(in0));
wire decloutl;
wire declout0;
Decoder1to2 decl(.out1(declout1), .outO(declout0), .in(in1));
assign out0 =decOout0 \& declout0;
assign out1 =decOout1 \& declout0;
assign out2 =decOout0 \& declout1;
assign out3 =decOout1 \& declout1;
endmodule

```

Figure 45. Verilog description of elementary and 2-to-4 decoder
[Digital] Electronics by Example: When Hardware Greets Software
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Decoder1to2 is
port(
inp: in STD_LOGC; out0: out STD_LOGC; out1: out STD_LOGC
);
end Decoder1to2;
architecture bhvDecoderlto2 of Decoder1to2 is component NotGate port(A: in std_logic; Q: out std_logic);
end component;
begn not0: NotGate port map(inp, out0);
out1 <inp;
end bhvDecoder1to2;

Figure 46. VHDL description of elementary decoder
[Digital] Electronics by Example: When Hardware Greets Software
```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity Decoder2to4 is
Port ( in1, in0: in std_logic;
out3, out2, out1, out0: out std_logic
);
end Decoder2to4;
architecture Decoder2to4Structural of Decoder2to4 is
component Decoderlto2
port(inp: in std_logic;
out1, out0: outstd_logic);
end component;
component And2Gate
port(A,B: in std_logic;
Q: out std_logic);
end component;
signal out11: std_logic;
signal out10: std_logic;
signal out01: std_logic;
signal out00: std_logic;
begin
dec0: Decoder1to2 port map(in0, out00, out01);
dec1: Decoder1to2 port map(in1, out10, out11);
and0: And2Gate port map(out00, out10, out0);
and1: And2Gate port map(out01, out10, out1);
and2: And2Gate port map(out00, out11, out2);
and3: And2Gate port map(out01, out11, out3);
end Decoder2to4Structural;

```

Figure 47. VHDL description of 2-to-4 decoder
[Digital] Electronics by Example: When Hardware Greets Software

\subsection*{2.2.4 Elementary demultiplexer and 1-to-4 demux}

[Digital] Electronics by Example: When Hardware Greets Software
module Demux1to2(input data, input selection, output outp1, output outp0);
assign outp0 \(=(\) selection \(=0)\) ? data : 0 ;
assign outpl \(=(\) selection \(=1)\) ? data : 0 ;
endmodule
module Demux1to4(input data,
input selection1, input selection0, output outp3, output outp2, output outp1, output outp0); assign outp0 \(=((\) selection \(1=0) \& \&(\) selection \(0=0)) ~ ? ~ d a t a ~: ~ 0 ; ~ ;\)
 assign outp2 \(=((\) selection1 \(=1) \& \&(\) selection0 \(=0)) ~ ? ~ d a t a ~: ~ 0 ; ~ ;\)
 endmodule

Figure 48. Verilog description of elementary demux and 1-to-4 demux

\subsection*{2.2.5 Elementary equality comparator and N -bit equality comparator}

The equality comparator outputs 1 if both input numbers are equal, 0 otherwise.

module EqualityComparator(input a, input b, output eq);
//assign eq =( \(a=b\) );
assigneq \(=-\left(a^{\wedge} \mathrm{b}\right)\);
endmodule

Figure 49. Verilog description of elementary equality comparator
[Digital] Electronics by Example: When Hardware Greets


Figure 50. 4-bit equality comparator
As one may see, an N -bit equality comparator is made of N 2 -input XOR gates, N inverters and one N -input AND gate. The N -input AND gate is made of \(\log _{2} \mathrm{~N}\) levels each having power-of-two 2 -input AND gates: in total N -1 gates.
Therefore, the size S of this circuit is \(\mathrm{N}+\mathrm{N}+(\mathrm{N}-1)=\mathrm{O}(\mathrm{N})\)
The depth of the circuit is \(\mathrm{D}=1+1+\log _{2} \mathrm{~N}=\mathrm{O}(\log \mathrm{N})\)
module _4bitEqualityComparator(input [3:0]a, input [3:0]b, output eq);
//assigneq = \((a=b)\);
wire[3:0]eqbus;
assign eqbus \([0]=-f a[0] \wedge b[0])\);
assign eqbus[1] \(=-\mathfrak{a}[1] \wedge b[1])\);
assign eqbus[2] \(=-(a[2] \wedge b[2])\);
assign eqbus[3] \(=-(a[3] \wedge b[3])\);
assign eq =\&eqbus;
endmodule
Figure 51. Verilog description of 4-bit equality comparator
[Digital] Electronics by Example: When Hardware Greets

\subsection*{2.2.6 Magnitude comparator}

The magnitude comparator compares two numbers \(a\) and \(b\), of equal size and output three signals:
- eq (equal to) which is 1 if both numbers are equal, 0 otherwise
- It (less than) which is 1 if \(a<b\), and 0 otherwise
- gt (greater than) which is 1 if \(a>b\), and 0 otherwise

Below are, two implementations of 1-bit magnitude comparator:


Figure 52. One-bit magnitude comparator (1)
Assuming AND, NOT and NXOR gates are used, the size of the above circuit is 5 and has depth of 2 (one NOT and one AND). Assuming AND, NOT and NOR gates are used, the size of the below circuit is also 5, and its depth is 3 (one NOT, one AND, one NOR)


Figure 53. One-bit magnitude comparator (2)
[Digital] Electronics by Example: When Hardware Greets
module_1bitMagnitudeComparator(input a, input b, output eq, output It, output gt);
assign \(\mathrm{t}=-\mathrm{a}\) \& b ;
assigngt \(=-b \& a ;\)
assign eq \(=-(1 t \mid g t)\);
endmodule

Figure 54. Verilog description of 1-bit magnitude comparator (with NOR gate)
module_2bitMagnitudeComparator(input [1:0]a, input [1:0]b, output eq, output It, output gt);
assign eq \(=-\left(a[0]{ }^{\wedge} b[0]\right) \mid-(a[1] \wedge b[1])\);
assign \(\mathrm{t}=-\mathrm{a}[1]\) ^b[1]) \& (!(a[0] \& b[0]) | (!a[1] \& b[1]));
assign gt \(=-(a[1] \wedge b[1]) \&((a[0] \&!b[0]) \mid(a[1] \&!b[1])) ;\)
endmodule

Figure 55. Verilog description of 2-bit magnitude comparator
module_4bitMagnitudeComparator(input [3:0]a, input [3:0]b, output eq, output It, output gt);
wire gt1, gt2, It1, It2, eq1, eq2;
_2bitMagnitudeComparator compl(.gt(gt2), It(It2), eq(eq2), .a(\{a[3],a[2]\}), b(\{b[3],b[2]\});
_2bitMagnitudeComparator comp2(.gt(gt1), It(It1), .eq(eq1), .a(\{a[1],a[0]\}), b(\{b[1],b[0]\}));
assigngt \(=\mathrm{g} 2 \mid\) (eq2 \& gt1);
assign It \(=|t 2|(\) eq2 \& lt 1 );
assign eq \(=\) eq1 \& eq2;
endmodule

Figure 56. Verilog description of 4-bit magnitude comparator
[Digital] Electronics by Example: When Hardware Greets

_4bitMagnitudeComparator

Figure 57. Schematic of 4-bit magnitude comparator made of 2-bit magnitude comparator
library IEEE;
use IEEESTD_LOGIC_1164.A山;
entity OneBitMC is
Port ( a : in STD_LOGIC;
b:inSTD_LOGIC;
eq: out STD_LOGIC;
It : out STD_LOGG;
gt : out STD_LOGIC;
end OneBitMC;
architecture Behavioral of OneBitMC is
begn
It \(<\) ' 1 ' when ( \(\mathrm{a}<\mathrm{b}\) ) else ' O ';
gt \(<=\) ' 1 ' when ( \(a>b\) ) else ' 0 ';
eq \(<=\) NOT(a XOR b);
end Behavioral;

Figure 58. VHDL description of 1-bit magnitude comparator
[Digital] Electronics by Example: When Hardware Greets Software

\section*{library IEEE;}
use IEEESTD_LOGC_1164.A山;
```

entity FourBitMC is
Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
b : in STD_LOGIC_VECTOR (3 downto 0);
eq: out STD_LOGC;
It : out STD_LOGG;
gt : out STD_LOGIC;
end FourBitMC;
architecture Behavioral of FourBitMC is
begin
It <<'1' when (a < < ) else '0';
gt < ='1' when ( }\textrm{a}>\textrm{b}\mathrm{ ) else '0';
eq \& ' 1' when ( }a=b\mathrm{ ) else ' }O\mathrm{ ';
end Behavioral;

```

Figure 59. VHDL description of 4-bit magnitude comparator

\subsection*{2.2.7 The 7-segment display transcoder}

The 7-segment display is a type of LED-based display, requiring very few data. It can easily show all 0-9 symbols, and A-F (A b C d E F) which makes it very suitable for showing radix-16 numbers. A few letters may also be shown, but not all of them. As seen in Figure 10., the Nexys4 DDR FPGA board contains \(2 \times 4 \times\) Digits of 7 -segments each.
[Digital] Electronics by Example: When Hardware Greets Software


Figure 60. 7-segment displays present on Nexys4 DDR (schematic)
The 7 -segment display is called this was, since it has 7 vertical or horizontal LED-based segments, composing one digit. For example, the Kingbright SA39-11CGKWA is an one-digit 7-segment display, with the following dimensions and layout:


Figure 61. A Kingbright 1-digit common anode, 7-segment display


Figure 62. Font used for 0-9 characters in 7-segment displays
One may notice the 7 segments, called \(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e}, \mathrm{f}, \mathrm{g}\) starting from top and going clockwise, with \(g\) being the middle horizontal segment. An 8-th segment is sometimes present, and is usually called decimal point. A 4-digit display may add additional segments to express time or to mark the passing of one second as in the figure below:


Figure 63. The TDCG1060M clock display from Vishay
Regarding the pinning, having 7 LEDs in a digit might require \(2 \times 7\) pins. However, in order to save some I/O on the driving microcontroller, one cathode and 7 anode pins (common cathode / CC) or one anode and 7 cathodes (common anode / CA).


Figure 64. 7-Segment display as common anode (+) in the left side, and common cathode (-) in the right side
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}

For 4-digit displays, even with this CC/CA saving, one should use \(4 \times(7+1)=\) 32 pins. However, another improvement may be done, by using timemultiplexing. There is no need to show each digit in the same moment of time: digits may be powered on and off periodically, at a high enough rate to trick the human eye ( \(>100 \mathrm{~Hz}\) or even in the KHz range)


Figure 65. Time-multiplexing for the \(4 x 7\)-segment displays


Figure 66. \(2 x 4 x\) digit comon anode circuit found in Nexys4 DDR
Another optimization may be performed to multiplex LEDs, if a low number of pins is available. This is called charlieplexing and relies on the fact that all I/Os may be powered to high (source) or low voltages (sink). In the image below, using only 5 I/Os allows to independently address 16 LEDs.
[Digital] Electronics by Example: When Hardware Greets


Figure 67. Charlieplexing 5 I/Os to power 16 LEDs
Exercise: Using the inputs from SW0-SW3 forming a 4-bit number, drive a 7 segment display representing that number. The schematic of the circuit is presented below:


Figure 68. A 7-segment display data-driven by 4 on/off switches
[Digital] Electronics by Example: When Hardware Greets
```

moduleT7SEG(input [3:0]SW, output reg[6:0]CH, output [7:0]AN);
reg[6:0] CHN;
assignCH=-CHN;
assign AN =8'b11111110; // only fistt digit will belit
always@(SW) begin
case(SW)
0: CH<=7'b1111110; // segments a,b,c,d,e,f areon, gis off; they will be negated in top
1: CH<=7'b0110000;
2: CH}<=7'b1101101
3: CH<=7'b1111001;
4: CH<=7'b0110011;
5: CH<=7'b1011011;
6: CH<=7'b1011111;
7: CH}<=7'b1110000
8: CH<=7'b1111111;
9: CH<<'b1111011;
10: CH <7'b1110111;
11: CH <7'b0011111;
12: CH<7'b1001110;
13: CH <7'b0111101;
14: CH <7'b1001111;
15: CH <7'b1000111;
default: CH <7'b0000000;
endcase
end
endmodule

```
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}
```

library IEEE;
use IEEE.STD_LOGIC_1164.AL;
entity T7SEG is
Port ( SW : in STD_LOGIC_ VECTOR (3 downto 0);
CH : out STD_LOGIC VECTOR (6 downto 0);
AN : out STD_LOGC_ VECTOR (7 downto 0));
end T7SEG;
architecture Behavioral of T7SEG is
begin
process(SW)
begin
AN <"11111110"; // all digits off, except first one
case SW is
when "0000" }=>\textrm{CH}\Longleftarrow\textrm{NOT}("1111110"); // segments abcdef on, segment g off
when "0001" }=>\textrm{CH}<NOT ("O110000")
when "0010" }=>\mathrm{ CH <NOT ("1101101");
when "0011" }=>\textrm{CH}\LeftarrowNOT ("1111001");
when "0100" }=>\mathrm{ CH <NOT ("O110011");
when "0101" =>}\textrm{CH}<<=NOT ("1011011");
when "0110" }=>\textrm{CH}<NOT ("1011111");
when "0111" =>CH <NOT ("1110000");
when "1000" }=>\textrm{CH}\Leftarrow\textrm{NOT ("1111111");
when "1001" }=>\textrm{CH}<\textrm{NOT ("1111011");
when "1010" }=>\textrm{CH}\Leftarrow\textrm{NOT ("1110111");
when "1011" }=>\textrm{CH}<NOT ("0011111");
when "1100" }=>\textrm{CH}\Leftrightarrow\textrm{NOT ("1001110");
when "1101" }=>\textrm{CH}<NOT ("0111101");
when "1110" }=>\textrm{CH}<NOT ("1001111");
when "1111" =>}\textrm{CH}<<=NOT ("1000111");
when others }=>\textrm{CH}<<"0000000"
end case;
end process;
end Behavioral;

```

Figure 70. VHDL description of 7-segment display transcoder
NB: the VHDL implementation does not have a top module (where AN/CH were inverted), therefore AN and CH should be active-low.
[Digital] Electronics by Example: When Hardware Greets Software
\begin{tabular}{|l|l|l|l|}
\hline ■CH_i & & & \\
\hline INIT & Value & \\
\hline INIT_0 & 7'b1111110 & & \\
\hline INIT_1 & 7'b0110000 & \\
\hline INIT_2 & 7'b1101101 & \\
\hline INIT_3 & 7'b1111001 & \\
\hline INIT_4 & 7'b0110011 & \\
\hline INIT_5 & 7'b1011011 & \\
\hline INIT_6 & 7'b1011111 & \\
\hline INIT_7 & 7'b1110000 & \\
\hline INIT_8 & 7'b1111111 & \\
\hline INIT_9 & 7'b1111011 & \\
\hline INIT_10 & 7'b1110111 & \\
\hline INIT_11 & 7'b0011111 & \\
\hline INIT_12 & 7'b1001111 & \\
\hline INIT_13 & 7'b0111101 & \\
\hline INIT_14 & 7'b1001111 & \\
\hline INIT_15 & 7'b1000111 & \\
\hline
\end{tabular}


Figure 71. RTL implementation of transcoder with ROM
Lastly, the .xdc constraints file will be written as follows:
set_property-dict \{PACKAGE_PINJ15 IOSTANDARD LVCMOS33 \}[get_ports \{SW[0] \}; set_property-dict \{PACKAGE_PIN L16 IOSTANDARDLVCMOS33 \}\{get_ports \{SW[1] \}; set_property-dict \{PACKAGE_PIN M13 IOSTANDARDLVCMOS33 \}[get_ports \{SW[2] \}] set_property-dict \{PACKAGE_PIN R15 IOSTANDARDLVCMOS33 \}[get_ports \{SW[3] \};
set_property-dict \{PACKAGE_PINT10 IOSTANDARDLVCMOS33 \}[get_ports \{CH[6] \}; set_property-dict \{PACKAGE_PIN R10 IOSTANDARDLVCMOS33 \}[get_ports \{CH[5] \}; set_property-dict \{PACKAGE_PN K16 IOSTANDARDLVCMOS33 \}\{get_ports \{CH[4] \}; set_property-dict \{PACKACE_PIN K13 IOSTANDARDLVCMOS33 \}[get_ports \{CH[3] \}; set_property-dict \{PACKAGE_PIN P15 IOSTANDARDLVCMOS33 \}[get_ports \{CH[2] \}; set_property-dict \{PACKAGE_PIN T11 IOSTANDARDLVCMOS33 \}[get_ports \{CH[1] \}; set_property-dict \{PACKAGE_PIN L18 IOSTANDARDLVCMOS33 \} [get_ports \{CH[0] \};
set_property-dict \{PACKAGE_PINJ17 IOSTANDARD LVCMOS33\}[get_ports \{AN[0] \}; set_property-dict \{PACKAGE_PINJ18 IOSTANDARD LVCMOS33\}[get_ports \{AN[1] \}; set_property-dict \{PACKACE_PIN T9 IOSTANDARDLVCMOS33 \}[get_ports \{AN[2] \}; set_property-dict \{PACKAGE_PINJ14 IOSTANDARD LVCMOS33\}[get_ports \{AN[3] \}; set_property-dict \{PACKAGE_PIN P14 IOSTANDARDLVCMOS33 \}\{get_ports \{AN[4] \}; set_property-dict \{PACKAGE_PINT14 IOSTANDARDLVCMOS33 \}[get_ports \{AN[5] \}; set_property-dict \{PACKAGE_PIN K2 IOSTANDARDLVCMOS33 \}[get_ports \{AN[6] \}; set_property-dict \{PACKAGE_PIN U13 IOSTANDARDLVCMOS33 \}[get_ports \{AN[7] \};

Figure 72. Constraints file for 7-segment transcoder circuit
[Digital] Electronics by Example: When Hardware Greets Software

\subsection*{2.2.8 The adder}

While there are multiple architectures for the adder (a circuit that computes a sum of at least two numbers), we will explore the ripple-carry adder. As an elementary unit, we will first present the half-adder(no carry-in) and the full adder (with carry-in)

\subsection*{2.2.8.1 The half-adder}


Figure 73. Schematic of half adder


Figure 74. Synthesis result for the half-adder: LUT2 is enough
Table 6. LUT2 content
\begin{tabular}{|c|c|c|c|}
\hline 10 & 11 & Result & \\
\hline 0 & 0 & 0 & \multirow{4}{*}{AND with eq:
\[
\mathrm{O}=10 \& \mathrm{I} 1
\]} \\
\hline 0 & 1 & 0 & \\
\hline 1 & 0 & 0 & \\
\hline 1 & 1 & 1 & \\
\hline 0 & 0 & 0 & \multirow[b]{4}{*}{XOR with eq:
\[
\begin{gathered}
0=10 \&!11+!10 \\
\& I 1
\end{gathered}
\]} \\
\hline 0 & 1 & 1 & \\
\hline 1 & 0 & 1 & \\
\hline 1 & 1 & 0 & \\
\hline
\end{tabular}
[Digital] Electronics by Example: When Hardware Greets Software
module HalfAdder(input a, input b, output cout, output sum);
assign cout \(=\mathrm{a}\) \& b ;
assign sum \(=a^{\wedge}\) b;
endmodule

Figure 75. Verilog description of half-adder

\section*{library IEEE; \\ useIEEE.STD_LOGIC_1164.ALL;}
entity HalfAdder is
Port ( a : in STD_LOGIC;
b: inSTD_LOGC;
cout : out STD_LOGI;
sum: out STD_LOGC);
end HalfAdder;
architecture Behavioral of HalfAdder is
begin
cout \(\Leftarrow\) AAND B;
sum \(\Leftarrow A\) XOR B;
end Behavioral;

Figure 76. VHDL description of half-adder
The size of a half-adder is, \(\mathrm{S}=2\)
The depth of a half-adder is, \(\mathrm{D}=1\)
[Digital] Electronics by Example: When Hardware Greets Software

\subsection*{2.2.8.2 The full-adder}

The full-adder is a circuit that adds three bits ( \(\mathrm{a}, \mathrm{b}\), carry-in) and output two bits (sum and carry-out). This is possible without overflow since \(1+1+1=3\), just enough to be expressed on 2 bits.


Figure 77. Full adder schematic
module FullAdder(input a, input b, input cin, output cout, output sum);
//assign \{cout, sum \(\}=\{a+b+c i n\} ;\)
wire xorab;
assign xorab \(=\mathrm{a}^{\wedge} \mathrm{b}\);
assign sum \(=\) cin \({ }^{\wedge}\) xorab;
assign cout =(cin \& xorab) | (a \& b);
endmodule

Figure 78. Verilog description of a full adder
set_property -dict \{PACKAGE_PIN J 15 IOSTANDARDLVCMOS33 \}[get_ports \{a \}; set_property -dict \{PACKAGE_PIN L16 IOSTANDARD LVCMOS33 \}[get_ports \{b \}; set_property -dict \{PACKAGE_PIN M13 IOSTANDARD LVCMOS33 \}[get_ports \{cin\}; set_property-dict \{PACKAGE_PIN H17 IOSTANDARD LVCMOS33 \}[get_ports \{sum \};; set_property-dict \{PACKAGE_PIN K15 IOSTANDARDLVCMOS33 \}[get_ports \{cout \};

Figure 79. XDC file (with pin constraints) for full adder
[Digital] Electronics by Example: When Hardware Greets Software
library IEEE;
use IEEE.STD_LOGIC_1164.AШ;
entity FullAdder is
Port ( a : inSTD_LOGIC; b: inSTD_LOGIC; cin : in STD_LOGIC; cout: out STD_LOGIC; sum: out STD_LOGIC);
end Full Adder;
architecture Behavioral of FullAdder is
signal xorab: STD_LOGIC;
begin
xorab \(\Longleftarrow a\) XOR \(b ;\)
sum \(<=\) in XOR xorab;
cout \(\Leftarrow(c i n ~ A N D ~ x o r a b) ~ O R ~(a ~ A N D ~ b) ; ~ ;\)
end Behavioral;

Figure 80. VHDL description of a full adder
The size \(S\) of a full-adder is 5 . The depth \(D\) of a full-adder is 3 .
Exercise. Given the 1-bit full adder above, create an adder for two 4-bit numbers.
[Digital] Electronics by Example: When Hardware Greets Software


Figure 81. 4-bit ripple carry adder
module FourBitRippleCarryAdder(input [3:0]a, input [3:0]b,

> output cout, output [3:0]sum);
wire [2:0]caryio;
FullAdder fa0(a[0], b[0], 0, carryio[0], sum[0]);
FullAdder fal(a[1], b[1], carryio[0], caryio[1], sum[1]);
FullAdder fa2(a[2], b[2], carryio[1], caryio[2], sum[2]);
FullAdder fa3(a[3], b[3], carryio[2], cout, sum[3]);
endmodule
module FullAdder(input a, input b, input cin, output cout, output sum);
//assign \{cout, sum \(\}=\{a+b+c i n\}\);
wire xorab;
assign xorab \(=\mathrm{a}^{\wedge} \mathrm{b}\);
assign sum \(=\) cin \({ }^{\wedge}\) xorab;
assign cout \(=(\) cin \& xorab) \(\mid(a \& b) ;\)
endmodule

Figure 82. Verilog description of 4-bit ripple-carry adder
[Digital] Electronics by Example: When Hardware Greets Software


Figure 83. Simulation results for 4-bit full adder
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}
library IEEE;
use IEEE.STD_LOGIC_1164.A山;
entity FourBitRippleCarryAdder is
Port ( fa : in STD_LOGIC_VECTOR (3 downto 0);
fb : in STD_LOGIC_VECTOR (3 downto 0);
fcin: in STD_LOGIG;
fcout: out STD_LOGIC;
fsum: out STD_LOGIC_VECTOR (3 downto 0));
end FourBitRippleCarryAdder;
architecture Behavioral of FourBitRippleCarryAdder is
--subcomponents:
component FullAdder is
port(a, b, cin: instd_logic
cout, sum: out std_logic);
end component;
--wires/ intermediate signals:
signal c : std_logic_vector (2 downto 0);
--design:
begin
faO : Full Adder port \(\mathrm{map}(\mathrm{a} \Rightarrow \mathrm{fa}(0), \mathrm{b} \Rightarrow \mathrm{fb}(0)\), cin \(\Rightarrow \mathrm{fcin}\), sum \(\Rightarrow \mathrm{fsum}(0)\), cout \(\Rightarrow \mathrm{c}(0)\) );
fal: FullAdder port map \((a \Rightarrow f a(1), b \Rightarrow f b(1)\), cin \(\Rightarrow c(0)\), sum \(\Rightarrow f s u m(1)\), cout \(\Rightarrow c(1))\);
fa 2 : Full Adder port \(\operatorname{map}(a \Rightarrow f a(2), b \Rightarrow f b(2)\), in \(\Rightarrow c(1)\), sum \(\Rightarrow f s u m(2)\), cout \(\Rightarrow c(2))\);
fa3: FullAdder port \(\operatorname{map}(a \Rightarrow f a(3), b \Rightarrow f b(3)\), cin \(\Rightarrow c(2)\), sum \(\Rightarrow f\) sum \((3)\), cout \(\Rightarrow f\) cout \()\); end Behavioral;
[Digital] Electronics by Example: When Hardware Greets
```

libraryIEEE;
use IEEESTD_LOGC_1164.All;

```
ENTITY TB_FourBitRippleCarryAdder IS
ENDTB_FörBitRippleCarryAdder;
ARCHITECTURE behavior OFTB FourBitRippleCarryAdder IS
-- Component Dedarationfor the Unit Under Test (UUT)
COMPONENT FourBitRippleCarryAdder
PORT(fa : INstd_logic_vector(3 downto 0);
    fb: IN std_logic_vector(3 downto 0);
    fcin: IN std_logic;
    fsum: OUTstd_logic_vector(3 downto 0);
    fcout: OUT std_logic);
END COMPONENT;
--Inputs
signal tha : std_logic_vector \((3\) downto 0\():=\left(\right.\) others \(\left.\Rightarrow{ }^{\prime} 0^{\prime}\right)\);
signal tbb : std_logic_vector(3 downto 0) :=(others \(\Rightarrow{ }^{\prime} 0\) ');
signal tbcin : std_logic :='0';
--Outputs
signal tbsum: std_logic_vector(3downto 0);
signal tbcout: std_logic;
BEGIN
-- Instantiatethe Unit Under Test (UUT)
uut: FourBitRippleCarryAdder PORTMAP (
\(\mathrm{fa} \Rightarrow\) tba, \(\mathrm{fb} \Rightarrow\) tbb, \(\mathrm{fcin} \Rightarrow\) tbcin, fsum \(\Rightarrow\) tbsum, fcout \(\Rightarrow\) tbcout);
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns .
wait for 100 ns ; tba \(<\) " \(0110^{\prime \prime}\); tbb \(\Leftarrow\) " 1100 ";
wait for 100 ns ; tba \(<=\) " 1111 "; tbb \(\Leftarrow\) " 1100 ";
wait for 100 ns ; tba \(<=0110\) "; tbb \(<\) " 0111 ";
wait for 100 ns ; tba \(<\) " 0110 "; tbb \(\Leftarrow\) " 1110 ";
wait for 100 ns ; tba \(<=\) " 1111 "; tbb \(<\) " 1111 ";
wait;
end process;
END;
[Digital] Electronics by Example: When Hardware Greets

Figure 85. VHDL description of simulation testbench for 4-bit adder

Exercise: Given the above T7SEG module, create a design of an ALU (calculator) having the operations: addition, subtraction, multiplication and division, modulo, AND, OR, XOR between two 2-bit numbers. The numbers are intentionally kept on 2 -bits to have the largest result (of multiplication) in 4-bit range.

Solution: A simple schematic would be:
2x 2-bit Numbers -> ALU with 4-bit result -> T7SEG to display values 0 to 15 .
[Digital] Electronics by Example: When Hardware Greets

\title{
3. One-loop systems
}

Memory unit of 1 bit...

\title{
4. Two-loop systems (automata)
}

\subsection*{4.1 Prerequisites}
4.2 Theory

\subsection*{4.3 TODO: other exercises}

Exercises.
Famous Chip \& Dale squirrels want to go to Beautiful Almond Trees. For this, Chip hired you to design and implement an electronic map, for Dale, with the following block schematic:
[Digital] Electronics by Example: When Hardware Greets
Software


The map is as follows:

[Digital] Electronics by Example: When Hardware Greets

To walk through the maze, the squirrel should go: 3 steps forward, 1 step to the right, 1 step to the left...

ROM1 memory contains data regarding the direction where the squirrel should go:
1 = Forward, 2 = Backwards, \(4=\) Left, \(8=\) Right
ROM2 memory contains data regarding how many steps the squirrel go in that direction
lesirea out a numaratorului, isi schimba valoarea la fiecare FIX 1 secunda (veverita isi poate schimba directia doar 1 data pe secunda)

Your task is to write Verilog code for the electronic map.
Punctaj (din 50 de puncte): \(6+7+7+4 p, 12 p\) pentru top, 10p pentru "design" si 4p coding style.
Numaratorul de timp NUM (6p):
(1p) numaratorul are dimensiunea minima necesara a registrului de stare interna
(1p) numaratorul are dimensiunea minima necesara a registrului de iesire
(1p) registrul de stare interna se incrementeaza in ritmul corespunzator
(1p) registrul de iesire se incrementeaza in ritmul corespunzator (1 secunda)
(1p) conditia de numarare este corecta
(1p) modulul verilog are denumirea ceruta (NUM)
Memoria de tip ROM1 (7p):
(1p) are numarul minim de adrese / locatii, numele cerut al intrarii
(1p) are numarul minim de biti de iesire, numele cerut al iesirii
(1p) conditia de citire e corecta
(Xp) memoria are continutul corect in proportie de \(X * 25 \%\), (X e maxim 4) Memoria de tip ROM2 (7p)
(1p) are numarul minim de adrese / locatii, numele cerut al intrarii
(1p) are numarul minim de biti de iesire, numele cerut al iesirii
(1p) conditia de citire e corecta
(Xp) memoria are continutul corect in proportie de \(X * 25 \%\), (X e maxim 4)
Transocodorul de tip TRANSCODER (4p)
(1p) in are dimensiunea, tipul corect, numele cerut
(1p) out_sel are dimensiunea si tipul corect, numele cerut
(2p) out_seg are dimensiunea si tipul corect, numele cerut
top (12p):
(1p) memoria ROM1 este instantiata corect (tip, nume semnale)
(1p) memoria ROM2 este instantiata corect (tip, nume semnale)
(1p) numaratorul este instantiat corect (tip, nume semnale)
(1p) transcodorul este instantiat corect (tip, nume semnale)
(1p) legaturile NUM-ROM1 sunt corecte
(1p) legaturile NUM-ROM2 sunt corecte
[Digital] Electronics by Example: When Hardware Greets
(1p) legaturile ROM2-TRANSCODER sunt corecte
(1p) top_clk se leaga corect in modulul de top
(1p) ROM1 se leaga corect in exterior
(1p) TRANSCODER se leaga corect in exterior (top: out_sel)
(2p) TRANSCODER se leaga corect in exterior (top: out_seg) design (10p):
(3p) design-ul este complet (ca numar / tip de componente) si nu are erori de sintaxa / sinteza /
implementare
(3p) design-ul functioneaza pe FPGA asa cum s-a cerut (intre stari trec fix. X milisecunde si starile
se succed in ordinea ceruta)
(1p) corespondenta semnalului de ceas <> pin e corecta
(1p) corespondenta biti de iesire <> pini e corecta (selectie digit)
(2p) corespondenta biti de iesire <> pini e corecta (segmente) coding_style(4p): codul este usor de citit (indentat si spatiat similar cu exercitiul din laborator5)


\section*{\(\stackrel{\mathrm{E}}{\rightleftharpoons} \bar{\rightleftharpoons}\)}


Timp de efectiv de lucru: 50 de minute. SUBIECT_5_FARA_RAM Extraterestrii din sistemul solar luminat de Betelgeuse, au fost de acord sa ne imprumute un generator ZPM. Drept multumire, oamenii au decis sa tina o serata pentru a le delecta
"ochiurechea" (ochiurechea este un organ de simt al extraterestrilor, care transforma impulsurile
luminoase in semnale electrice interpretate de creierul lor ca "sunete")
[Digital] Electronics by Example: When Hardware Greets Software

Este minisunea ta, sa reproduci o parte din Simfonia a 9-a pentru ochiurechile extraterestrilor. La
sfarsitul melodiei, se poate introduce o pauza (niciun led aprins) convenabil de lunga apoi se repeta
melodia.
Obs1.
- pentru a produce sunetul A, trebuie aprins LDO
- penrtu a produce sunetul B, trebuie aprins LD0 si LD1
- pentru a produce sunetul C, trebuie aprins LD0, LD1, LD2
- pentru a produce sunetul D, trebuie aprinse LD0, LD1, LD2, LD3
- si tot asa.

Obs2. Durata notelor se considera:
- "2 T" pentru notele care arata ca prima nota E (cea mai din stanga)
- "3 T" pentru nota E cu punct (ultima nota E)
- "1 T" pentru notele care arata ca penultima nota D
- "4 T" pentru notele care arata ca ultima nota D (cea mai din dreapta) unde 1 T inseamna FIX 1 secunda.
Obs3. Se considera echivalenta o nota de 4 T cu 2 de 2 T sau 4 de 1 T . Obs4.
Numaratorul NUM-COMP:
- contine doua registre:
- unul pentru starea interna (care se incrementeaza la fiecare perioada de ceas)
- unul pentru iesire "out_num" (care se incrementeaza cand registrul de stare interna a numarat o secunda)
- la fiecare incrementare a iesirii, registrul de stare interna se duce in 0
- NUM-COMP numara cand "go" este 1
- NUM-COMP isi mentine valoarea cand "hold" este 1 si "go" este 0
"ROM1" este o memorie de tip ROM de dimensiune corespunzatoare (minima)
"ROM2" este o memorie de tip ROM de dimensiune corespunzatoare (minima)
"MUX" este un multiplexor
Ceasul din sistem este ceasul generat de oscilatorul de 50 MHz de pe placa cu FPGA.
Implementati in Verilog modulele din circuitul din figura, RESPECTAND numele semnalelor si ale modulelor / instantelor
[Digital] Electronics by Example: When Hardware Greets Software
top


Timp de efectiv de lucru: 90 de minute. SUBIECT_3_FARA_RAM "Predator" vrea sa ajute METROREX sa construiasca o linie metrou pana la Aeroportul "Henri
Coanda". In acest scop, vrea sa doneze regiei, un ceas cu timer care la terminarea timpului indicat, spulbera roca dura din drumul liniei de metrou.
Indicatorul de timp de pe ceas afiseaza initial toate segmentele aprinse; el apoi marcheaza trecerea
timpului prin stingerea a cate unuia din segmente aprinse, la fiecare FIX 500 milisecunde
La momentul \(\mathrm{T}=0\) : 7 segmente aprinse
La momentul \(\mathrm{T}=1\) : 6 segmente aprinse
La momentul \(\mathrm{T}=2\) : 5 segmente aprinse
La momentul \(\mathrm{T}=3\) : 4 segmente aprinse
La momentul T=4: 3 segmente aprinse
La momentul \(\mathrm{T}=5\) : 2 segmente aprinse
La momentul \(\mathrm{T}=6\) : 1 segment aprins
La momentul \(\mathrm{T}=7\) : 0 segmente aprinse "num1" este un numarator de tip NUM care numara in sus, din 1 in 1.
"rom1" este o memorie de tip ROM de dimensiune minima.
[Digital] Electronics by Example: When Hardware Greets Software
"dec1" este un decodor care produce mereu un singur bit de 0 pe iesire (arata care 1 digit este aprins, restul de 3 fiind stinsi)
Ceasul din sistem este ceasul generat de oscilatorul de 50 MHz de pe placa cu FPGA.
Implementati in Verilog modulele din circuitul din figura, RESPECTAND numele semnalelor si ale modulelor / instantelor


Punctaj (din 50 de puncte): \(6+9+3+12 p\) pentru top, \(16 p\) pentru "design" si 4 p coding style.
Detaliu punctaj:
numaratorl (6p):
(1p) numaratorul are dimensiunea minima necesara
(1p) iesirea numaratorului are dimensiunea corecta
(3p) iesirea numaratorului se schimba exact in ritmul specificat (timp)
(1p) iesirea numaratorului se schimba in maniera necesara (valori)
rom1 (9p):
(1p) conditia de citire a memoriei este corecta
(1p) dimensiunea memoriei e corecta (numar adrese)
(1p) dimensiunea iesirii memoriei e corecta
[Digital] Electronics by Example: When Hardware Greets
Software
(1p) continutul memoriei este corespunzator
(1p) intrarile sunt declarate ca intrari
(1p) iesirile sunt declarate ca iesiri
(3p) memoria e implementata corect si complet dec1 (3p):
(1p) conditia de decodare este corecta
(2p) decodorul e implementata corect si complet
top (12 p):
(2p) memoria rom1 este instantiata corect (denumire, tip, dimensiune)
(2p) numaratorul num1 este instantiat corect (denumire, tip, dimensiune)
(2p) decodorul decl este instantiat corect (denumire, tip, dimensiune)
\((2 p)\) toate legaturile roml sunt corecte (denumire, tip, dimensiune)
(2p) toate legaturile decl sunt corecte (denumire, tip, dimensiune)
\((2 p)\) toate legaturile din exterior se duc spre blocurile corecte (denumire, tip, dimensiune)
design (16p):
(5p) design-ul este complet (ca numar / tip de componente) si nu are erori de sintaxa
(6p) design-ul functioneaza pe FPGA asa cum s-a cerut (intre stari trec fix. 500 milisecunde si
starile se succed in ordinea ceruta)
(1p) corespondenta semnalului de ceas <> pin e corecta
(2p) corespondenta butoane <> pini e corecta
(2p) corespondenta biti de iesire <> pini e corecta coding_style(4p)
(4p) codul este usor de citit (indentat si spatiat similar cu exercitiul din laborator5
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}

The basic choice reaction time is a measurement for the time it takes a human to choose between two stimuli and react to them. This time may be correlated with neural diseases according to the papers [] TODO. The logic diagram is as depicted in Figure 86

Necessary hardware:
- Machine capable of processing data and measuring passing of time
- Two LEDs usually of different colors (green and red, for example)
- Two buttons


Figure 86. Logic diagram of BCRT game
A C++ software implementation made in Arduino IDE for TI's Connected Launchpad board (XM4129C) would be the one below:
[Digital] Electronics by Example: When Hardware Greets
Software
```

dass MyLED {
int mPin;
bool mHighlsOn;
public:
MyLED(int pin, bool highlsOn=true) {
mPin =pin;
mHighlsOn =highlsOn;
pinMode(mPin, OUTPUT); enlight(false);
}
voidenlight(bool b) {
digitalWrite(mPin, b?(mHighlsOn ? HIGH : LOW) : (mHighlsOn ? LOW : HIGH));
}
},
dass MyButton {
int mPin;
bool mHighlsPressed;
public:
MyButton(int pin, bool highlsPressed =false) {
mPin =pin;
mHighlsPressed =highlsPressed;
if (mHighlsPressed =false) pinMode(mPin, INPUT_PULLUP);
else pinMode(mPin, INPUT);
}
bool isPressed() {retum digtalRead(mPin) =(mHighlsPressed =HIGH)? HGH: LOW; }
},
dass MyRandGenerator {
public:
MyRandGenerator() { randomSeed(analogRead(0)); }
int getNumber(int posLimitHigh) {retum random(posLimitHigh); }
int getNumber(int posLimitLow, int posLimitHigh) {return random(posLimitLow, posLimitHigh); }
};
dass MyTimer{
longmExpireTimestampMs;
longmExpirePeriodMs;
public:
MyTimer(long ExpirePeriodMs=0) {
mExpirePeriodMs =ExpirePeriodMs;
restart();
}
void restart(long ExpirePeriodMs=0) {
mExpireTimestampMs =millis() +((ExpirePeriodMs=0)? mExpirePeriodMs : ExpirePeriodMs);
}
bool isExpired() {returnmExpireTimestampMs }\Leftarrow\mathrm{ millis(); }
long getTimePassed0 {return millis() - (mExpireTimestampMs - mExpirePeriodMs); }
},

```
[Digital] Electronics by Example: When Hardware Greets

Figure 87. BCRT's class definitions
MyLEDLeds[] =\{MyIED(PN_1), MyIED(PN_0), MyIED(PF_4), MyIED(PF_0) \};
MyButtonButtons[] =\{MyButton(PJ_0), MyButton(PJ_1) \};
MyRandGenerator RG;
MyTimer TimerRandomStart;
MyTimer TimerButtonPressed;
```

void setup() {
Serial.begin(115200);
for(int i=0; i <4; i+H) { Leds[i].enligh((true); delay(250); }
for(int i=3; i >=0; i--) { Leds[i].enligh(false); delay(250); }
TimerRandomStart.restart(RG.getNumber(1000, 4000));
}
void loop() {
if (TimerRandom\&tart.isExpired()) {
// start experiment:
int index =RG.getNumber(2);
Leds[index].enlight(true);
MyTimer TimerLedlit(100);
while(!TimerLedlit.isExpired())
;// wait
Leds[index].enlight(false);
MyTimer TimerReaction;
while(!Buttons[index].isPressed()
;//wait
Serial.println(TimerReaction.getTimePassed());
while (Buttons[0].isPressed()|| Buttons[1].isPressed())
;//wait
delay(2000);
TimerRandomStart.restart();
}
}

```
[Digital] Electronics by Example: When Hardware Greets Software

The digital implementation as a circuit would consist of similar modules (as the software implementation):
- Timers
- RNG
- Automata (that decides what to do when)
[Digital] Electronics by Example: When Hardware Greets Software

\section*{Figure References}
1. Figure 1. A digital signal (as a result of both sampling and quantization processes). Digital Integrated Circuits https://wiki.dcae.pub.ro/index.php/Introducere._Verilog_HDL
2. Figure 2. A time-sampled signal (as a result of sampling process). Digital Integrated Circuits https://wiki.dcae.pub.ro/index.php/Introducere._Verilog_HDL
3. Figure 3. A value-sampled signal (as a result of quantization process). Digital Integrated Circuits. https://wiki.dcae.pub.ro/index.php/Introducere._Verilog_HDL
4. Figure 4. Analog to digital conversion, digital processing and digital to analog conversion example. Dornelas, Helga. "Low power SAR analog-to-digital converter for internet-of-things RF receivers." (2018).
5. Figure 5. Generic FPGA Architecture Overview. https://www.eetimes.com/all-about-fpgas/
6. Figure 6. Xilinx CLB. Blue blocks are multiplexers, violet blocks are FFs and dark-green blocks are LUTs (look-up tables) https://www.eetimes.com/all-about-fpgas/
7. Figure 7. FPGA development flow. https://www.xilinx.com/applications/isolation-design-flow.html
8. Figure 8. The Nexys 4 DDR FPGA board, https://digilent.com/reference/_media/reference/programmable-logic/ nexys-4-ddr/nexys4ddr_rm.pdf
9. Figure 9. Nexys 4 DDR board features, https://digilent.com/reference/_media/reference/programmable-logic/ nexys-4-ddr/nexys4ddr_rm.pdf
10. Figure 10. GPIO devices on the Nexys4 DDR FPGA board. https://digilent.com/reference/_media/reference/programmable-logic/ nexys-4-ddr/nexys4ddr_rm.pdf
11. Figure 11. NOT gate ("inverter") made of one pMOS (top) and one nMOS (bottom) transistor. Why do CMOS NOT gate designs differ from BJT NOT gate designs? https://electronics.stackexchange.com/questions/570389/why-do-cmos-not-gate-designs-differ-from-bjt-not-gate-designs
12.

Figure 12. ANSI / IEC [6.] (right) and MIL-STD-806B [7.] (left) symbols foremost common 7/16 dual-input logic gates (elementary), with their names. Logic Gates.
https://learnabout-electronics.org/Digital/dig21.php
[Digital] Electronics by Example: When Hardware Greets Software
13. Figure 13. The truth tables for the most commonly used logic gates. Nucleic Acid Computing and its Potential to Transform Silicon0Based Technology. https://www.researchgate.net/publication/291418819 Nucleic_Acid_Co mputing_and_its_Potential_to_Transform_Silicon-Based_Technology
14. Figure 14. Voltage levels: output requirements vs. input requirements. Logic Level Shifters for Driving LED Strips - Electric Fire Design. https://electricfiredesign.com/2021/03/12/logic-level-shifters-for-driving-led-strips/
15. Figure 15. MOSFET implementations of common logic gates. Left (NOT), middle (NAND), and right (NOR). Accessed on 24.10.2023. https://www.allaboutcircuits.com/textbook/digital/chpt-3/cmos-gatecircuitry/
16. Figure 16. The 74HC04 hex-inverter circuit, accessed on 24.10.2023, https://robocraze.com/products/hex-inverter-ic-74hc04
17. Figure 17. Representing a \(\mathrm{g}(\mathrm{n})\) function which asymptotically bound \(f(n)\) function. Big-O notation. https://xlinux.nist.gov/dads/HTML/bigOnotation.html
18. Figure 18. The O-notation complexity increases with the number of elements processed. O(1) and O(logn) are usually excellent complexities, \(\mathrm{O}(\mathrm{n})\) is fair, and \(\mathrm{O}(\mathrm{n} * \log \mathrm{n})\) is usually considered almost decent in algorithms and circuits. Big-O Algorithm Complexity Cheat Sheet (Know Thy Complexities!) @ericdrowell. https://www.bigocheatsheet.com/
19. Figure 19. A 16-input AND gate built from 2-input AND gates.
20. Figure 20. Verilog syntax cheat sheet (1/2) accessed online on
12.10.2023
https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet. pdf
21. Figure 21. Verilog syntax cheat sheet (2/2) accessed online on 12.10.2023
https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet. pdf
22. Figure 22. VHDL cheat sheet (1/2) accessed online on 08.10.2023: https://vhdlweb.com/static/vhdl_cheatsheet.pdf, and www.ece.tufts.edu/es/4
23. Figure 23. VHDL cheat sheet (2/2) accessed online on 08.10.2023: https://vhdlweb.com/static/vhdl_cheatsheet.pdf, and www.ece.tufts.edu/es/4
24. Figure 24. The schematic of a switch checker
25. Figure 25. Verilog description of switch-checker
26. Figure 26. VHDL description of switch-checker
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}
27. Figure 27. 2-input AND gate
28. Figure 28. Verilog code (dataflow) for a 2-input AND gate
29. Figure 29. Verilog code (dataflow) for a 2-input AND gate
30. Figure 30. 4-input AND gate from 2-input AND gates (dataflow)
31. Figure 31. Verilog description for 4-input AND (dataflow)
32. Figure 32. VHDL description for 4-input AND (dataflow)
33. Figure 33. 4-input AND gate from 2-input AND gates (structural)
34. Figure 34.Verilog description of 4-input AND gate from 2-input AND gates (structural)
35. Figure 35. VHDL description of 4-input AND gate from 2-input AND gates (structural)
36
Figure 36. MUX2 implemented with one NOT, two AND, one OR gate(s)
37. Figure 37. LUT-based implementation of elementary mux, in FPGA
38. Figure 38. Verilog description of an elementary MUX
39. Figure 39. VHDL description of an elementary MUX
40. Figure 40. Block schematic for MUX4 made of \(3 \times\) MUX2
41. Figure 41. Verilog description of MUX4 made of MUX2 circuits
42. Figure 42. VHDL description of MUX4 made of MUX2 circuits
43. Figure 43. Schematic of an elementary decoder
44. Figure 44. Schematic of 2-to-4 decoder made of 1-to-2
45. Figure 45. Verilog description of elementary and 2-to-4 decoder
46. Figure 46. VHDL description of elementary decoder
47. Figure 47. VHDL description of 2-to-4 decoder
48. Figure 48. Verilog description of elementary demux and 1-to-4 demux
49. Figure 49. Verilog description of elementary equality comparator
50. Figure 50. 4-bit equality comparator
51. Figure 51. Verilog description of 4-bit equality comparator
52. Figure 52. One-bit magnitude comparator (1)
53. Figure 53. One-bit magnitude comparator (2)
54. Figure 54. Verilog description of 1-bit magnitude comparator (with NOR gate)
55. Figure 55. Verilog description of 2-bit magnitude comparator 56. Figure 56. Verilog description of 4-bit magnitude comparator
57. Figure 57. Schematic of 4-bit magnitude comparator made of 2bit magnitude comparator
58. Figure 58. VHDL description of 1-bit magnitude comparator
59. Figure 59. VHDL description of 4-bit magnitude comparator
60. Figure 60. 7-segment displays present on Nexys4 DDR
(schematic), accessed on 28.10.2023,
[Digital] Electronics by Example: When Hardware Greets

\section*{Software}
https://digilent.com/reference/_media/reference/programmable-logic/ nexys-4-ddr/nexys4ddr rm.pdf
61. Figure 61. A Kingbright 1-digit common anode, 7-segment display, accessed on 28.10.2023, https://www.kingbrightusa.com/images/catalog/SPEC/SC52-11EWA.pdf
62. Figure 63. The TDCG1060M clock display from Vishay, accessed on 28.10.2023, https://www.tme.eu/Document/18a20c562b919309a112ae29f2efb3bd/ TDCG1050M.pdf
63. Figure 64. 7-Segment display as common anode (+) in the left side, and common cathode (-) in the right side, accessed on 28.10.2023, https://www.farnell.com/datasheets/1864135.pdf
64. Figure 67. Charlieplexing 5 I/Os to power 16 LEDs. Accessed on 28.10.2023, https://www.elektronik-labor.de/AVR/Charlieplexing.html
65. Figure 65. Time-multiplexing for the \(4 \times 7\)-segment displays
66. Figure 66. \(2 \times 4 \times\) digit comon anode circuit found in Nexys4 DDR
67. Figure 67. Charlieplexing 5 I/Os to power 16 LEDs
68. Figure 68. A 7 -segment display data-driven by 4 on/off switches
69. Figure 69. Verilog description for 7-segment transcoder circuit
70. Figure 70. VHDL description of 7-segment display transcoder
71. Figure 71. RTL implementation of transcoder with ROM
72. Figure 72. Constraints file for 7-segment transcoder circuit
73. Figure 86. Logic diagram of BCRT game
74. Figure 87. BCRT's class definitions
75. Figure 88. BCRT's main function
[Digital] Electronics by Example: When Hardware Greets

\section*{References}
1. C.Bira, "[Digital] Electronics by Example When Hardware Greets Software", MATRIX ROM, October 2023, ISBN 978-606-25-0845-6, online available:
https://www.researchgate.net/publication/374388893_Digital_Electroni cs by_Example_When_Hardware_Greets_Software
2. git@gitlab.upb.ro:Teaching/CID/atm-de.git accessed on 19.10.2023
3. https://www.iso.org/standard/31898.html accessed on 10.08.2023
4. https://www.jedec.org accessed on 10.08.2023
5. Loops \& Complexity in DIGITAL SYSTEMS (Lecture notes on Digital Design in Ten Giga-Gate/Chip Era) by Gheorghe M. Stefan, link: http://users.dcae.pub.ro/~gstefan/2ndLevelteachingMaterials/0BOOK.pdf accessed on 25.07.2023
6. "IEEE Standard Graphic Symbols for Logic Functions (Including and incorporating IEEE Std 91a-1991, Supplement to IEEE Standard Graphic Symbols for Logic Functions)," in IEEE Std 91a-1991 \& IEEE Std 91-1984, vol., no., pp.1-160, 13 July 1984, doi: 10.1109/IEEESTD.1984.7896954.
7. MIL-STD-806B, https://bitsavers.org/pdf/mil-std/MIL-STD806B_Graphical_Symbols_For_Logic_Diagrams_19620226.pdf accessed on 28.07.2023
8. Abels, Seth \& Khisamutdinov, Emil. (2015). Nucleic Acid Computing and its Potential to Transform Silicon-Based Technology. DNA and RNA Nanotechnology. 2. 10.1515/rnan-2015-0003.
9. S.Winbers, J.Taylor, Verilog Cheat Sheet, https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet .pdf accessed on 08.10.2023
10. Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. 2009. Introduction to Algorithms, Third Edition (3rd. ed.). The MIT Press.
11. C99, ISO/IEC 9899:1999 standard, https://www.iso.org/standard/29237.html accessed on 30.09.2023
[Digital] Electronics by Example: When Hardware Greets


Călin Bîră, PhD., is Associate Professor at the Politehnica University of Bucharest, where he teaches undergraduate and graduate courses related to programming, microcontrollers, digital design, signal acquisition and processing. He obtained his PhD in 2013 from the Politehnica University of Bucharest, with a thesis on programming environment for (energy-efficient embedded) accelerators, thus gradually shifting to an academic career. His work with the Faculty of Electronics, Telecommunications and Information Technology aims to bridge academia (research and teaching) with business and industry and their ways of designing research and development projects, thus addressing the gap between university and businesses. Călin Bîră's commitment to academic research and strengthening international collaboration and teamwork is made visible by multiple research grants and projects (Doclnvest, SAVE, DEXTER, ATLAS) as well as by publications in the domain of electronics, programming and signal processing. Prior to his pursuing an academic career, Călin Bîră worked for 8 years as an engineer for global companies, specializing in low-level software and hardware design. His current interests include energy-efficient computation and embedded systems for research and commercial projects.
[Digital] Electronics by Example: When Hardware Greets Software
```

