Digital Systems Design - Project: Diferență între versiuni

De la WikiLabs
(Assignments)
(Second semester)
 
(Nu s-a afișat o versiune intermediară efectuată de același utilizator)
Linia 4: Linia 4:
 
# [http://wiki.dcae.pub.ro/images/a/a2/DSD_Project_RISC1_MicroArch_v1_0.pdf Pipeline implementation of the Simple RISC Processor v.1.0]
 
# [http://wiki.dcae.pub.ro/images/a/a2/DSD_Project_RISC1_MicroArch_v1_0.pdf Pipeline implementation of the Simple RISC Processor v.1.0]
 
# [http://wiki.dcae.pub.ro/images/0/07/DSD_Project_RISC4_MicroArch_v1_0.pdf Superscalar implementation of the Simple RISC Processor v1.0]
 
# [http://wiki.dcae.pub.ro/images/0/07/DSD_Project_RISC4_MicroArch_v1_0.pdf Superscalar implementation of the Simple RISC Processor v1.0]
 +
# [http://wiki.dcae.pub.ro/images/d/d6/DSD_Project_RISC_FP_Adder_v1_0.pdf Floating-point Execution Unit v.1.0]
  
 
== Assignments ==
 
== Assignments ==
Linia 13: Linia 14:
 
==== Second semester ====
 
==== Second semester ====
 
# [http://wiki.dcae.pub.ro/images/b/bd/Step_by_step_thornton3.txt Step by step design of the superscalar Simple RISC Processor - C (Instruction window)]
 
# [http://wiki.dcae.pub.ro/images/b/bd/Step_by_step_thornton3.txt Step by step design of the superscalar Simple RISC Processor - C (Instruction window)]
 +
# Floating-point Execution Unit design and verification
  
 
== Resources ==
 
== Resources ==

Versiunea curentă din 12 aprilie 2017 14:23