Diferență între revizuiri ale paginii „Digital Systems Design - Project”
De la WikiLabs
Jump to navigationJump to search| Linia 8: | Linia 8: | ||
# [http://wiki.dcae.pub.ro/images/2/23/Golden_model.txt Sequential processor golden model] | # [http://wiki.dcae.pub.ro/images/2/23/Golden_model.txt Sequential processor golden model] | ||
| + | == Resources == | ||
| + | |||
| + | [http://www.asic-world.com/verilog/intro.html Introduction to Verilog] | ||
| + | [http://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html Vivado Design Suite Evaluation and WebPACK] | ||
| + | (Vivado HL WebPACK is free) | ||
== Announcements == | == Announcements == | ||
[http://www.digilentdesigncontest.com/ Digilent Design Contest 13th Edition] | [http://www.digilentdesigncontest.com/ Digilent Design Contest 13th Edition] | ||
Versiunea de la data 5 octombrie 2016 18:12
Design Specifications
Assignments
Resources
Introduction to Verilog Vivado Design Suite Evaluation and WebPACK (Vivado HL WebPACK is free)
