Diferență între revizuiri ale paginii „Digital Systems Design - Project”
De la WikiLabs
Jump to navigationJump to search| Linia 6: | Linia 6: | ||
== Assignments == | == Assignments == | ||
| − | #Sequential processor golden model | + | #[http://wiki.dcae.pub.ro/images/2/23/Golden_model.txt golden Sequential processor golden model] |
Versiunea de la data 4 octombrie 2016 15:55
Design Specifications
- Simple RISC ISA v.2.3 Fișier:DSD Project RISC ISA v2 3.pdf
Assignments
