Diferență între revizuiri ale paginii „Digital Systems Design - Project”
De la WikiLabs
Jump to navigationJump to search| Linia 10: | Linia 10: | ||
== Resources == | == Resources == | ||
| − | [http://www.asic-world.com/verilog/intro.html Introduction to Verilog] | + | [http://www.asic-world.com/verilog/intro.html Introduction to Verilog] |
| − | [http://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html Vivado Design Suite Evaluation and WebPACK] | + | [http://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html Vivado Design Suite Evaluation and WebPACK] |
(Vivado HL WebPACK is free) | (Vivado HL WebPACK is free) | ||
Versiunea de la data 5 octombrie 2016 18:18
Design Specifications
Assignments
Resources
Introduction to Verilog Vivado Design Suite Evaluation and WebPACK
(Vivado HL WebPACK is free)
