DIC Seminar 2

Behavioral description, continuous assignment, conditional instructions, use of blocks always for describing combinational circuits.

In the previous seminar the circuits were described through their scheme. In this seminar you will learn other ways of describing combinational circuits, starting from the circuit function.

Keywords: conditional assignment, process, list of sensitivities

Verilog syntax: assign , always , if , case

Verilog is an HDL, a hardware description language, and it's called characteristics that derive from the fact that the language is intended for describing, simulating and synthesizing circuits (rather than executing algorithms). Thus, some instructions like assign and always describe (represent) 'processes that run in parallel. With their help, the behavior of circuits whose output changes as many times as a change of input signals occurs can be modeled.

Exercise 1

Describe in Verilog a two-input selection circuit (and a selection bit) using:

1. assignment statement;
2. conditional assignment statement.

Additional explanation

This exercise refers to the circuit described in seminar 1, exercises 1-2. At point 1 the logical expression deduced from the circuit will be used. For point 2, we directly describe the function that this circuit performs: if s == 1, y=b, and if s == 0, y=a.

Exercise 2

Write the selection function of the circuit in the previous example using the 'if' statement. Simulate the operation of the circuit with the implementation of this exercise and exercise 1, point 2.

Additional explanation

To describe a combinational circuit with an 'if' statement, we use blocks 'Always'. Note that in Verilog generally, if statement is used only in blocks' 'always.

Exercise 3

Describe a multiplexer with 4 entries and 2 selection bits using the case statement. Simulate circuit operation.

Additional explanation

Like the if, case statement is used only in a block always; the variables that are assigned must be declared as reg.

Exercise 4

Describe in Verilog a circuit that increments the input (four-bit) number only if the command input is 1.

Exercise 5

Describe a BCD transceiver - 7 segments using the case statement.

The 7-segment binary transceiver has a 4-bit binary number (representing a decimal figure) and calculates at output 7 logical signals that command the 7 segments of a display. IO Device : 7-segment display. For numbers 10-15, we will control the display of the E symbol (for error).

Assignment

1. Describe the function of a comparator using the assign statement or the if:
   1. for two 1-bit inputs and an output that is active when the inputs are equal;
   2. for two 3-bit inputs, with an output that is active when the inputs are equal;
   3. for two 3-bit inputs, with three outputs indicating the three cases.
2. Describe a 2-bit selection multiplex using
   1. conditional assignment statement;
   2. assign statement and logical expressions.
3. Change example 5, assuming the input is a hexadecimal digit. Note: There will be no error (E) for the values ​​9-15 on the input, but the corresponding figures in the base 16, symbolized with A, b, C, d, E, F. '
4. Describe in Verilog a schematic that contains the incremental circuit (of example 4) and the binary transceiver - 7 segments (of example 5). Simulate the operation of this circuit.

The main concepts of Verilog introduced in this seminar

Continuous assignment

The continuous assignment from Verilog, the 'assign' statement, is evaluated when the value of an argument changes.

For example, expression

assign a=b + c;
<syntaxhighlight>
is calculated again if b or c changes its value. The continuous assignment is intended to describe the operation of the combinational circuits, in which the output follows the input changes. All '' assign '' instructions run in parallel, as all components of a circuit work at the same time.

=== Condition assignment ===

The conditional assignment instruction has the form
<syntaxhighlight lang="verilog">
assign w=x? a: b;

Assignment depends on the value of x: if x == 1, w=a, and for x == 0, w=b.

Instruction if

The 'if instruction in Verilog has the form

if (condition) ...... //for example, if (a == b)
    else ....;

Assignments from a construct of this type are sequential (not use assign ) and involve declaring the variables