Contribuții utilizator
De la WikiLabs
Pentru Cbira discuție jurnal blocări încărcări jurnale
- 11 aprilie 2018 22:22 dif ist -3 Quartus II tutorial →3. compiling
- 11 aprilie 2018 22:21 dif ist +7.650 N Quartus II tutorial Pagină nouă: '''Programming the experimental board DE1 with Quartus II (version 13.0sp1) Example: synthesis of a 4-bit sumer. ''' To open the Quartus II application you can use: - the shortc...
- 11 aprilie 2018 22:19 dif ist 0 DIC Lab Work 1 →Recommendations for Teachers
- 11 aprilie 2018 22:17 dif ist +1 DIC Lab Work 1 →Example
- 11 aprilie 2018 22:17 dif ist +4.247 N DIC Lab Work 1 Pagină nouă: == Notions and Knowledge Required == * Using the Altera Quartus II Synthesis Program * [http://wiki.dcae.pub.ro/images/f/fc/Pini_la_care_sunt_conectati_d...
- 11 aprilie 2018 21:26 dif ist -10 Introduction. Verilog HDL (Verilog syntax) →Computation and control
- 11 aprilie 2018 21:18 dif ist +48 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:17 dif ist -12 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:16 dif ist +42 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:14 dif ist -42 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:14 dif ist 0 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:13 dif ist -31 DIC Lab Work 0 →Notions and Knowledge Required
- 11 aprilie 2018 21:09 dif ist 0 DIC Lab Work 0 →Example
- 11 aprilie 2018 21:08 dif ist +2.847 N DIC Lab Work 0 Pagină nouă: == Notions and Knowledge Required == * Boolean Logic and Numerical Systems == Development board ==...
- 11 aprilie 2018 21:06 dif ist -24 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:58 dif ist -98 Introduction. Verilog HDL (Verilog syntax) →Circuits
- 11 aprilie 2018 20:53 dif ist 0 Introduction. Verilog HDL (Verilog syntax) →Circuits
- 11 aprilie 2018 20:52 dif ist 0 Introduction. Verilog HDL (Verilog syntax) →Computation and control
- 11 aprilie 2018 20:51 dif ist 0 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:50 dif ist -5 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:48 dif ist -67 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:46 dif ist -12 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:44 dif ist -324 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:41 dif ist -195 Introduction. Verilog HDL (Verilog syntax)
- 11 aprilie 2018 20:13 dif ist -150 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 5 aprilie 2018 08:22 dif ist +1.954 CID Seminar EN actuală
- 5 aprilie 2018 08:21 dif ist +15 CID Seminar EN →Exercise 2
- 5 aprilie 2018 08:20 dif ist -1 CID Seminar EN →Exercise 2
- 5 aprilie 2018 08:20 dif ist -9 CID Seminar EN
- 5 aprilie 2018 08:19 dif ist +4.698 N CID Seminar EN Pagină nouă: In this seminar you will learn what is a secession circuit and how it is described in Verilog. '''Keywords:''clock'',''flip-flop'', blocking''/''non-blocking' Verilog syntax: ''a...
- 5 aprilie 2018 08:16 dif ist +1 Circuite integrate digitale (seminar)
- 5 aprilie 2018 08:16 dif ist +18 Circuite integrate digitale (seminar)
- 29 martie 2018 13:25 dif ist 0 PC Lab 4
- 29 martie 2018 13:25 dif ist 0 N Fișier:Lnorm.png actuală
- 29 martie 2018 13:25 dif ist +570 N PC Lab 4 Pagină nouă: '''Session 4''' Speed optimization over i5/i7 x64 arch: Compute distance between two vectors of points in 128-D space (128 coordinates). The purpose is to find the maximum dista...
- 29 martie 2018 12:35 dif ist +32 Performance analysis and optimization →Lab sessions
- 29 martie 2018 09:30 dif ist -3 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:28 dif ist -23 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:21 dif ist +21 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:17 dif ist -4 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:08 dif ist -1 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:07 dif ist -5 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:06 dif ist -28 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 09:05 dif ist -12 Verilog EN →Wires (wire) and registers (reg)
- 29 martie 2018 08:57 dif ist +4.505 Verilog EN →Fire (wire) and registers (reg)
- 29 martie 2018 08:55 dif ist 0 Verilog EN →Verilog Module Interface
- 29 martie 2018 08:55 dif ist -9 Verilog EN
- 29 martie 2018 08:54 dif ist +1 Verilog EN →Verilog Module Interface
- 29 martie 2018 08:53 dif ist -1 Verilog EN →Verilog Module Interface
- 29 martie 2018 08:50 dif ist +4.562 N Verilog EN Pagină nouă: == Modules (synthesizable) == The Verilog language is structured on modules. Each module represents a circuit that implements a certain function. For example, a module may be a su...
