Contribuții utilizator
De la WikiLabs
Pentru Cbira discuție jurnal blocări încărcări jurnale
- 26 aprilie 2018 07:10 dif ist +5 DIC Lab Work 1 →Notions and Knowledge Required
- 26 aprilie 2018 07:08 dif ist -16 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 26 aprilie 2018 07:07 dif ist +74 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 26 aprilie 2018 07:06 dif ist 0 DIC Lab Work 1
- 26 aprilie 2018 07:06 dif ist 0 DIC Lab Work 2
- 26 aprilie 2018 07:06 dif ist 0 DIC Lab Work 4 →Notions and Knowledge Required
- 26 aprilie 2018 07:05 dif ist 0 DIC Lab Work 5 →Notions and Knowledge Required
- 26 aprilie 2018 07:05 dif ist +110 DIC Lab Work 3
- 26 aprilie 2018 07:04 dif ist -2 Counter actuală
- 26 aprilie 2018 07:03 dif ist -144 DIC Lab Work 4 →Notions and Knowledge Required
- 26 aprilie 2018 07:03 dif ist +257 DIC Lab Work 4 →Notions and Knowledge Required
- 26 aprilie 2018 07:02 dif ist -144 DIC Lab Work 5 →Notions and Knowledge Required
- 26 aprilie 2018 07:02 dif ist +246 DIC Lab Work 5 →Notions and Knowledge Required
- 26 aprilie 2018 06:59 dif ist 0 DIC Lab Work 5 →Notions and Knowledge Required
- 26 aprilie 2018 06:59 dif ist +2 DIC Lab Work 5 →Notions and Knowledge Required
- 26 aprilie 2018 06:59 dif ist +9 DIC Lab Work 5 →Notions and Knowledge Required
- 19 aprilie 2018 16:04 dif ist +38 PC Lab 5 actuală
- 19 aprilie 2018 16:03 dif ist -37 PC Lab 4 actuală
- 19 aprilie 2018 15:19 dif ist 0 PC Lab 5
- 19 aprilie 2018 14:54 dif ist -5 PC Lab 4
- 19 aprilie 2018 14:54 dif ist +5 PC Lab 4
- 19 aprilie 2018 14:54 dif ist -42 PC Lab 4
- 19 aprilie 2018 14:53 dif ist +18 PC Lab 4
- 19 aprilie 2018 14:53 dif ist +61 PC Lab 4
- 19 aprilie 2018 14:52 dif ist +55 N Fișier:Callgrind.out.20485.zip Log report of running compute ASIFT on two adams images actuală
- 19 aprilie 2018 14:34 dif ist 0 PC Lab 4
- 14 aprilie 2018 09:17 dif ist -1 PC Lab 5
- 14 aprilie 2018 09:16 dif ist +14 PC Lab 5
- 14 aprilie 2018 09:12 dif ist +1 PC Lab 5
- 14 aprilie 2018 09:12 dif ist +11 PC Lab 5
- 14 aprilie 2018 09:09 dif ist +6 PC Lab 5
- 14 aprilie 2018 09:09 dif ist +342 PC Lab 5
- 14 aprilie 2018 09:07 dif ist -26 PC Lab 5
- 14 aprilie 2018 09:03 dif ist +718 PC Lab 5
- 14 aprilie 2018 08:58 dif ist +467 PC Lab 5
- 12 aprilie 2018 16:25 dif ist -2 PC Lab 5
- 12 aprilie 2018 16:09 dif ist +3 PC Lab 5
- 12 aprilie 2018 16:08 dif ist -8 PC Lab 5
- 12 aprilie 2018 16:06 dif ist +8 PC Lab 5
- 12 aprilie 2018 16:01 dif ist +3 PC Lab 5
- 12 aprilie 2018 16:01 dif ist +24 PC Lab 5
- 12 aprilie 2018 16:00 dif ist +7 PC Lab 5
- 12 aprilie 2018 16:00 dif ist +43 PC Lab 5
- 12 aprilie 2018 15:57 dif ist +273 PC Lab 5
- 12 aprilie 2018 15:27 dif ist 0 PC Lab 5
- 12 aprilie 2018 15:08 dif ist +127 PC Lab 5
- 12 aprilie 2018 15:03 dif ist 0 PC Lab 5
- 12 aprilie 2018 15:03 dif ist -3 PC Lab 5
- 12 aprilie 2018 15:03 dif ist -6 PC Lab 5
- 12 aprilie 2018 15:02 dif ist +140 PC Lab 5
- 12 aprilie 2018 14:58 dif ist 0 PC Lab 5
- 12 aprilie 2018 14:58 dif ist 0 N Fișier:Hadam.png actuală
- 12 aprilie 2018 14:57 dif ist +461 N PC Lab 5 Pagină nouă: '''Session 5''' Task: run an open-source profiler (valgrind & gperf or visual studio) and improve performance of keypoint extraction in ASIFT C++ code. 1. Download ASIFT project...
- 12 aprilie 2018 14:46 dif ist +59 Performance analysis and optimization →Lab sessions
- 12 aprilie 2018 09:56 dif ist -1 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 12 aprilie 2018 09:54 dif ist -2 Verilog EN →Concatenation operator
- 12 aprilie 2018 09:53 dif ist +23 Verilog EN →Bit access operator
- 12 aprilie 2018 09:45 dif ist 0 Verilog EN →Bitwise logic operators
- 12 aprilie 2018 09:44 dif ist +3 Verilog EN →Bitwise logical operators
- 12 aprilie 2018 09:44 dif ist +5 Verilog EN →Blocks and conditional operators
- 12 aprilie 2018 09:43 dif ist -1 Verilog EN →Blocks and conditional operators
- 12 aprilie 2018 09:42 dif ist +3 Verilog EN →Blocks and conditional operators
- 12 aprilie 2018 09:41 dif ist +1 Verilog EN →Replication operator
- 12 aprilie 2018 09:41 dif ist +1 Verilog EN →Concatenation operator
- 12 aprilie 2018 09:40 dif ist +2 Verilog EN →Bit shift operators
- 12 aprilie 2018 09:39 dif ist +10 Verilog EN →Arithmetic Operators
- 12 aprilie 2018 09:37 dif ist +2 Verilog EN →Clock signal in test modules
- 12 aprilie 2018 09:37 dif ist +1 Verilog EN →Test modules (not synonymous)
- 12 aprilie 2018 09:36 dif ist +29 Verilog EN →Test modules (not synonymous)
- 12 aprilie 2018 09:33 dif ist +2 Verilog EN →Blocks always sequential. Non-blocking assignments
- 12 aprilie 2018 09:32 dif ist +1 Verilog EN →Bit access operator
- 12 aprilie 2018 09:15 dif ist +15.985 Verilog EN
- 12 aprilie 2018 08:54 dif ist 0 RAM Memory actuală
- 12 aprilie 2018 08:52 dif ist -1 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 12 aprilie 2018 08:27 dif ist +2 Verilog EN →Combined always' blocks
- 12 aprilie 2018 08:27 dif ist +7 Verilog EN →Fire (wire) and registers (reg)
- 12 aprilie 2018 08:26 dif ist +4.456 Verilog EN
- 12 aprilie 2018 08:25 dif ist +1 Verilog EN →Verilog Module Interface
- 12 aprilie 2018 08:25 dif ist -563 Verilog EN →Verilog Module Interface
- 12 aprilie 2018 08:23 dif ist +2 Verilog EN →Modules (synthesizable)
- 12 aprilie 2018 08:23 dif ist +2 Verilog EN →Verilog Module Interface
- 12 aprilie 2018 08:22 dif ist -4.438 Verilog EN
- 12 aprilie 2018 08:13 dif ist +5 ROM Memory →Implementing a ROM memory
- 12 aprilie 2018 08:12 dif ist +1 ROM Memory →Interface of a ROM memory
- 12 aprilie 2018 08:12 dif ist +55 ROM Memory →Interface of a ROM memory
- 12 aprilie 2018 08:11 dif ist +5 ROM Memory
- 12 aprilie 2018 08:00 dif ist +40 RAM Memory →Implementing a RAM
- 12 aprilie 2018 07:58 dif ist -2 RAM Memory →Implementing a RAM
- 12 aprilie 2018 07:57 dif ist +2 RAM Memory →Implementing a RAM
- 12 aprilie 2018 07:57 dif ist +3.320 N RAM Memory Pagină nouă: [http://en.wikipedia.org/wiki/Random-access_memory Random Access Memory] are memory circuits. The difference between these and the ROM memories is that RAMs can also write, not jus...
- 12 aprilie 2018 07:56 dif ist +3.003 N DIC Lab Work 5 Pagină nouă: == Notions and Knowledge Required == * Boolean logic and numbering systems * Syntax Verilog * Tutorial_Quartus_II | Using the Al...
- 12 aprilie 2018 07:55 dif ist -1 ROM Memory →Implementing a ROM memory
- 12 aprilie 2018 07:54 dif ist +1 ROM Memory →Implementing a ROM memory
- 12 aprilie 2018 07:54 dif ist -5 ROM Memory →Implementing a ROM memory
- 12 aprilie 2018 07:54 dif ist +4 ROM Memory →Interface of ROM ROM
- 12 aprilie 2018 07:53 dif ist -3 ROM Memory →Interface of ROM ROM
- 12 aprilie 2018 07:53 dif ist +2.107 N ROM Memory Pagină nouă: Most functions implemented by combinational circuits can be described analytically, ie the output can be calculated by applying operators (addition, subtraction, shift, logic o...
- 11 aprilie 2018 23:55 dif ist -1 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 11 aprilie 2018 23:55 dif ist 0 Digital Integrated Circuits (old lab) →Tutorials and documentations
- 11 aprilie 2018 23:55 dif ist +2.670 N The Counter Pagină nouă: The numerator is a sequential circuit that uses a register to generate a sequence of numbers. The simplest numerator generates a sequence of ascending consecutive numbers. The size... actuală